Apple Inc

You will collaborate with a variety of fields including Architecture, RTL, Synthesis, Clocking, DFT, Physical design and Post silicon engineering to ensure the best design practices are followed for a smooth timing convergence.. General knowledge in one or more multi-functional areas like DFT, synthesis, PD, clocking is preferable.. Have programming skills with TCL and Primetime APIs. Exposure to Python/Perl would be added advantage.. - Interact with RTL, architecture teams to understand physical design constraints related to timing and be the central point of contact to provide these to backend design flows.. - Setting up all DFT modes and making sure all test features are properly timed.

physical design engineer

<h3>GPU Physical Design Engineer, STA/Timing</h3> Do you love creating elegant solutions to sophisticated challenges? As part of our Silicon Engineering group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processors! You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. In this job, you will be responsible for timing closure of highly complex GPU designs that go in every Apple product and will have amazing opportunities to set new standards for the next generation GPU designs. You will gain exposure to different aspects of product development, from concept to post silicon validation! You will collaborate with a variety of fields including Architecture, RTL, Synthesis, Clocking, DFT, Physical design and Post silicon engineering to ensure the best design practices are followed for a smooth timing convergence. Key Qualifications <ul><li> We are looking for candidates with 3+ years of hands-on experience in STA and timing closure, including: </li><li> Familiar with STA concepts and good understanding of cross-talk, OCV, noise, etc. </li><li> Experience with timing closure, analysis of large volume data, identifying and driving fixes, generating and providing ECOs for timing closure. </li><li> General knowledge in one or more multi-functional areas like DFT, synthesis, PD, clocking is preferable. </li><li> Be a strong teammate, good communicator and able to work with others driving timing closure and influencing the best design practices to improve efficiency. </li><li> Have programming skills with TCL and Primetime APIs. Exposure to Python/Perl would be added advantage. </li></ul> Description - Interact with RTL, architecture teams to understand physical design constraints related to timing and be the central point of contact to provide these to backend design flows.- Work with Synthesis and Physical Design teams to implement the best design optimized for power, performance and timing.- Setting up all DFT modes and making sure all test features are properly timed.- Assemble the top level design for STA ensuring accurate analysis by reviewing all the logs and reports.- Create and maintain scripts and automation to ensure high quality STA reports and work with other teams for timing closure.- Run ECO flows on the design and responsible for close timing.- Drive and support tapeout activities by running a full suite of signoff checks to ensure a high quality silicon for manufacture.- Work with CAD and Vendors to constantly improve the flow and bring in groundbreaking features to the analysis flows. Education & Experience We are looking for candidates with BS + 3 years of relevant experience. 
#J-18808-Ljbffr

START NEW SEARCH