<Back to Search
GPU Formal Design Verification Engineer
Austin, TXApril 5th, 2026
**Role Number:** 200646294-0157**Summary**Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC)! You'll ensure Apple products and services can seamlessly and expertly handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices!The Graphics Verification Engineer will be responsible for the pre-silicon RTL verification applying formal and property checking methods. This includes deep understanding of the micro-architectural details of their block and how it works within the broader GPU design.**Description**In this role you will:- Work with the design team to review and enhance specifications.- Implement verification plans in coordination with design leads, verification leads and micro-architects.- Complete formal verification across multiple design blocks.- Conduct formal verification reviews with design and verification teams.**Minimum Qualifications**+ BS degree in Computer Science, Computer Engineering, Electrical Engineering or equivalent field.+ Experience in programming/scripting languages.**Preferred Qualifications**+ Knowledge of CPU or GPU design architectures, VLSI circuits, and digital logic design.+ Experience with HDLs such as Verilog/System Verilog and temporal logic assertion-based languages such as SVA.+ Exposure to formal verification and analysis of pipelined micro-architectures, MMUs, and cache coherency control mechanisms.+ Experience with formal tools, such as JasperGold, IFV, etc.+ Experience using academic formal verification tools.+ Understanding of abstraction techniques and formal verification technologies.+ Experience in reviewing and interpreting design specifications.+ Knowledge of constrained random verification methods.+ Ability to collaborate across teams.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
411 matching similar jobs near Austin, TX
- Cellular ASIC Design Engineer
- Sr. Staff Electrical Design Engineer
- Engineer, Senior
- MLA IP Design Verification Engineer, Annapurna Labs
- CPU Full Chip Physical Integration Engineer
- CPU Silicon Validation Engineer
- ASIC Verification Engineer, Amazon Leo
- GPU Physical Design PPA Engineer
- Jr PCB/Systems Design Engineer
- IC Package Design Engineer
- Metrology Development Engineer II or Senior Metrology Development Engineer, Texas Institute for Electronics
- Staff Physical Design Engineer - EMIR
- Senior Staff Engineer, GPU Debug & Validation Engineer (GPU Si & Emulation)
- SoC Design Verification Engineer
- Senior or Principal Signal Power Integrity and Multiphysics Engineer, Texas Institute for Electronics
- Intern, Analog Mixed-Signal ASIC Automation/Characterization - Spring 2026
- VLSI Design Engineer
- Principal Design Lead
- IP Design Verification Engineer
- Hardware Digital Engineer
- PRINCIPAL TECHNICIAN - SR. TECHNICIAN - Space Hardware Printed Circuit Board Support
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Sr. Embedded Engineer, Amazon Leo
- Substation Lead Electrical Engineer
- Hardware Design Engineer (Analog) - Aerospace Industry
- Front End Design Engineer Intern (Summer 2026)
- Senior Hardware Engineer- (ECAD)
- Senior Hardware Engineer
- Silicon Validation Software Engineer: CPU and Memory Hierarchy
- SoC Design Verification Engineer
- Electrical Engineering Manager
- Senior SoC Verification Engineer
- Analog Layout Automation Engineer
- SoC Design/Integration u0026 Synthesis Engineer
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Physical Design PPA & DTCO
- Mixed-Signal / Senior Verification Engineer | Series-D Semiconductor Innovator
- GPU Physical Design Clocking Engineer
- ATE Test & Product Development Engineer