<Back to Search
Silicon Validation Software Engineer: CPU and Memory Hierarchy
**Role Number:** 200638267-0157**Summary**Would you like to work on SW that runs on every Apple phone, pad, and Mac computer in the world? Join our team of experienced SW engineers and debuggers in validating Apple's world class silicon. In this highly visible role you will be writing functional validation SW for the CPUs, caches, and memory subsystem of our SoCs, with the aim of identifying logic design and circuit bugs. You will be a SW developer for a system validation tool used widely across Apple's Silicon Engineering group, and will collaborate with SoC design and product engineering teams to debug and drive silicon issues to root-cause.**Description**Validate CPU cores, cache coherency, and memory hierarchy behavior on post-silicon platforms.Develop targeted stress tests to expose incorrect behavior under varying operating conditions(voltage, frequency, and temperature).Partner with design and architecture teams to correlate silicon behavior with intended micro architectural design.Catch incorrect silicon behavior and issues before product release.Identify sensitivity to PVT shifts, including incorrect behaviors and intermittent failures.Collect and analyze silicon data (logs, counters, traces) to understand system behavior across operating conditions.Provide actionable feedback to PVT and other teams to refine operating limits**Minimum Qualifications**+ BS in Computer Science, Electrical Engineering, Computer Engineering, or related field with a minimum of 3 years relevant industry experience.+ Experience in post-silicon validation, PVT, system bring-up, or silicon debug.**Preferred Qualifications**+ Strong understanding of CPU microarchitecture, cache coherency, and memory hierarchy.+ Knowledge of SoC-level power, clocking, and voltage domains.+ Experience working with PVT, reliability, or silicon characterization teams.+ Proficiency in C/C++ and scripting (Python) for automation and analysis.+ Hands-on experience debugging real silicon across voltage, frequency, and temperature corners.+ Ability to communicate complex silicon issues clearly to cross-functional partners.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 50 of 39,694 matching similar jobs
- Software Systems Validation Engineer
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Validation Engineer
- Flight Software Test Verification and Validation (V&V) Engineer
- SERDES Validation Engineer
- HW/SW Test Engineer
- Senior Systems Engineer - CPS Test & Evaluation
- SoC Validation EngineerSan Diego, CAMarch 20th, 2026
- SoC Validation EngineerAustin, TXMarch 20th, 2026
- System Hardware Validation Architect
- Verification and Validation Engineer
- FPGA Prototyping Toolchain Validation & Regression Lead
- BMS HW Systems Engineer [AEH]
- BMS HW Systems Engineer [AEH]
- software test engineer
- Verification and Validation Engineer
- Low Voltage System Validation Engineer
- HW/SW Systems Engineer
- ADAS Verification And Validation Engineer
- Senior / Staff System Validation Engineer (AI Fabric Switches)
- SoC Validation EngineerBeaverton, ORMarch 21st, 2026
- Design Verification Engineer
- Associate Software Test & Verification Engineer
- Cluster Validation Engineer
- Sr. DDR RAS Validation Engineer
- Senior Software Engineer Factory Software & MES Systems
- Senior Software Engineer - Systems
- Validation Engineer
- Integration & Test Engineer
- Design Engineer
- FPGA/ASIC Verification Engineer
- Design Engineer
- Sr Design Verification Engineer, chip level
- Design Enablement Engineer (Entry Level PhD)
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential**
- Associate Design and Analysis Engineer
- Senior Systems Engineer (Berkeley)
- System Development Eng, PCIe, AWS PCIe and Signal Integrity Team