- UpvoteDownvoteShare Job
- Suggest Revision
Verification of the ASIC design, architecture, golden models, and micro-architecture using sophisticated verification methodologies such as UVM. Experience in writing UVM testbench from scratch and applying constraint random methodology in UVM test environment.
Full-timeExpandApply NowActive JobUpdated 14 days ago - UpvoteDownvoteShare Job
- Suggest Revision
SystemVerilog and UVM. IP/SOC/ASIC DV engineer responsible for planning and coordinating the design verification, and evaluation in high-speed data communication ICs. The candidate will work closely with digital design, design verification, firmware, and analog design engineers to ensure that projects are completed on time and in high quality.
ExpandApply NowActive JobUpdated 3 days ago - UpvoteDownvoteShare Job
- Suggest Revision
Experience in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design/integration flow, and design automation. In this position, you will get the opportunity to build complex GPU and Tegra chips and interface, directly with unit-level ASIC, Physical Design, CAD, Package Design, Software, DFT and other teams.
ExpandApply NowActive JobUpdated 14 days ago - UpvoteDownvoteShare Job
- Suggest Revision
System Verilog, UVM, Verilog or VHDL, C/C. Creates and maintains verification test benches and environments in System Verilog/UVM. System Verilog, UVM, Verilog or VHDL, C/C. Creates and maintains verification test benches and environments in System Verilog/UVM.
$170,500 - $255,500 a yearFull-timeExpandUpdated Today - UpvoteDownvoteShare Job
- Suggest Revision
Proficiency in UVM verification environment. Our DDR PHY IP team is Hiring a Staff level Digital ASIC Verification Engineer. ASIC Design Verification Engineer, Senior Staff. Experience in ASIC Verification at the SOC level and block level.
ExpandUpdated 6 days ago - UpvoteDownvoteShare Job
- Suggest Revision
Background with System Verilog and UVM based methodology for ASIC verification. Background with System Verilog and UVM based methodology for ASIC verification. NVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs.
$128,000 - $258,750 a yearFull-timeExpandApply NowActive JobUpdated 14 days ago - UpvoteDownvoteShare Job
- Suggest Revision
Develop top/block level Mixed Signal and Digital testbench and generate directed and randomized tests in an SV/UVM framework. Experience in HVL methodology (UVM/OVM/VMM) and HDL (System Verilog, Verilog) for verification.
ExpandApply NowActive JobUpdated 5 days ago - UpvoteDownvoteShare Job
- Suggest Revision
Verilog, System Verilog, UVM, assembly, Perl/Python. Experience building UVM scoreboards for NOC based Switching, Routing networks. ○ Strong HVL (UVM or SystemVerilog with OVM), C/C.
ExpandApply NowActive JobUpdated Today - UpvoteDownvoteShare Job
- Suggest Revision
Knowledge of UVM is a plus. languages, digital image processing and chip-level tape out procedure from initial PRD, design, verification, timing closure, FPGA emulation and ECO. Minimum of 10 years plus of ASIC design experience with knowledge of ASIC design flow, including hands-on experience in ASIC chip design and integration.
Full-timeExpandUpdated Today - UpvoteDownvoteShare Job
- Suggest Revision
Verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM. Experience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug.
ExpandApply NowActive JobUpdated 14 days ago - UpvoteDownvoteShare Job
- Suggest Revision
Exposure to Emulation/Prototyping Platforms (Veloce, Palladium, Zebu, FPGA) Collaborates with Architecture, Software , Firmware, Design , Modeling, Emulation and Post-silicon validation teams to define and develop test methodology and content.
ExpandApply NowActive JobUpdated 14 days ago - UpvoteDownvoteShare Job
- Suggest Revision
Hands-on verification experience of PCIe, Bus Fabric, NOC, AHB, AXI, based bus architecture in UVM environment. Architect UVM-based highly reusable test benches and integrate sophisticated multi-instance VIPs, sub-system test benches, and test suites to SOC level, achieve targeted coverage, and work with design, architecture, SW, FW, and external IP delivery teams to efficiently integrate and verify overall SOC design.
ExpandApply NowActive JobUpdated 14 days ago - UpvoteDownvoteShare Job
- Suggest Revision
Verilog, System Verilog, UVM, assembly, and Python. Family-building, fertility, adoption and surrogacy benefits. Verilog, System Verilog, UVM, assembly, and Python. Run real world software use cases on emulation and FPGA.
$104,000 - $360,000 a yearFull-timeExpandApply NowActive JobUpdated 3 months ago - UpvoteDownvoteShare Job
- Suggest Revision
Experience managing and delivering UVM constrained random test benches. Manage an ASIC design verification team responsible for various processing blocks in a SOC. Drive verification planning and execution, innovative verification methodology development, functional and code coverage closure.
$212,000 - $291,000 a yearFull-timeExpandApply NowActive JobUpdated Yesterday - UpvoteDownvoteShare Job
- Suggest Revision
Experience in microarchitecture, logic design, SystemVerilog and UVM design methodology. Investors include SoftBank Vision Fund 2, funds and accounts managed by BlackRock, Intel Capital, GV, Walden International, Temasek, GIC, Redline Capital, Atlantic Bridge Ventures, Celesta, and several others.
ExpandUpdated Today
uvm job in Mountain View, CA
FEATURED BLOG POSTS
4 Ways to Make Your Job Posting More Inclusive
According to a Glassdoor survey,
How to Calculate Net Income
Understanding your finances can be daunting even if you’re good with numbers. Your net income, in particular, is a key metric for determining how well you’re doing financially and whether your current way of operating is sustainable or not.
To ATS or not to ATS
As hiring is becoming more analytical and data-driven, companies have found ways to incorporate technology to help hire and recruit more efficiently. ATS, also known as an applicant tracking system, has become one of the most widely adopted technological recruiting tools to date. In fact, according to data from Capterra:
How to Hire Remote Workers
Remote work used to be a thing of the future. However, with social, economic, and cultural events taking place across the country, it has now evolved into something that both job searchers AND companies are benefiting from. Remote work is multifaceted and can come in handy in a variety of situations. So, to help your small business take advantage of all of remote work's benefits, here is a short guide on how to hire remote workers.
How to Address a Cover Letter With Examples
It’s easy to get caught up in focusing on your resume – how it looks, what it says, and whether it’s going to land you a job interview. Because there is a big focus on building the perfect resume, job searchers often overlook the importance of a high-quality cover letter. Your cover letter plays a huge role in your first impression. It humanizes you and provides context for your resume.
How to Call Out of Work
No matter how happy we are with our jobs, there are days when we feel overwhelmed and want to call out of work. No, don't feel guilty. It's expected because we're humans, and we can't control the uncertainties of life. But the problem lies in how to call out of work without seeming uncommitted to work, especially if you seldom get work-free days.
What is Seasonal Employment?
Depending on where you are in your career, you might have first-hand experience with seasonal employment. Seasonal employment can be a great way to expand your skill set and earn extra cash while helping businesses meet seasonal increases in demand.