<Back to Search
Compiler Optimization Engineer
Santa Clara, CAApril 3rd, 2026
Job Description
About UsAt Lemurian Labs, we're reimagining the foundations of computing to make AI accessible to everyone. Our mission is to remove the limits of scale, hardware, and cost that hold back innovation, so the people solving humanity's hardest problems can move faster.We're building a new kind of software stack: a hardware-agnostic platform that makes every system — from a laptop to a supercomputer — feel like one seamless engine. Developers can write once, run anywhere, and get state-of-the-art performance across any chip, any cloud, at any scale. It's a complete rethink of how software and hardware interact — designed for the era beyond Moore's Law.We're not looking for the comfortable or the conventional; we're looking for the bold. The engineers who crave frontier problems, who want to bend the limits of what's possible, who see infrastructure not as a constraint but as a canvas. If you want to build the foundation for the next era of AI and change what humanity can achieve in the process, join us.About the RoleWe're looking for a Graph Optimization Compiler Engineer to own the middle tier of our AI compiler stack — the layer where high-level model graphs are transformed, simplified, and made ready for efficient code generation. You'll design and implement the optimization passes that make the difference between a model that runs and a model that flies.This role sits between our compiler front end and code generation backend. You'll work on graph-level transformations — fusion, layout optimization, dead code elimination, constant folding, and more — with a direct line of sight to the performance outcomes your work produces. If you think in data flow graphs and optimization passes, and you want that thinking to power the next generation of AI infrastructure, we'd love to talk.What You'll DoDesign, develop, and maintain the graph optimization layer of our heterogeneous AI compilerImplement and extend graph-level transformation passes including operator fusion, layout propagation, dead code elimination, constant folding, and algebraic simplificationDefine and evolve our intermediate representation (IR) to support new optimization opportunities as ML model architectures advanceAnalyze performance data to identify optimization gaps and drive measurable improvements in throughput and latencyCollaborate with front end and code generation teams to ensure clean IR interfaces and well-structured optimization pipelinesPropose and prototype new optimization strategies in response to advances in model design and hardware capabilitiesContribute to testing and validation infrastructure to ensure optimization correctness across model types and hardware targetsRequirementsEssential Skills and ExperienceBS degree in Computer Science, Computer Engineering, or equivalent practical experience4+ years of experience working with compilers, with a focus on intermediate representation design or optimization passesDeep knowledge of graph-level compiler optimization techniques — fusion, tiling, layout transformations, and related methods4+ years of experience with C/C++Strong written and verbal communication skills; ability to write clear and concise technical documentationPreferred Skills and ExperienceMaster's or PhD in Computer Science, Computer Engineering, or equivalentExperience with polyhedral models or affine analysis for loop and tensor optimizationFamiliarity with hardware memory hierarchies and how layout decisions impact performance on GPUs or acceleratorsExperience working with MLIR, XLA, or similar graph-level IR frameworksExperience with ML framework internals — PyTorch eager/compile mode, JAX/XLA, or TensorRTStrong understanding of ML model architectures and their computational patterns (attention, convolution, normalization, etc.)Knowledge of quantization, sparsity, or other model-level optimization techniquesContributions to open-source compiler or ML infrastructure projectsWhy Join Lemurian LabsOwn a critical layer of our compiler stack where optimization decisions have direct, measurable impact on model performanceWork on the hardest graph-level problems in AI infrastructure — across diverse hardware targets and model architecturesCollaborate with a team that treats infrastructure as a canvas and optimization as a craftCompetitive compensation including equity, medical/dental/vision, retirement savings, and wellness benefitsLemurian Labs is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees, regardless of gender identity, race, ethnicity, sexual orientation, disability status, age, or background.Compensation depends on experience and geographic location and will be narrowed during the interview process. Additional benefits include equity, company bonus opportunities, medical, dental, and vision coverage, a retirement savings plan, and supplemental wellness benefits.
344 matching similar jobs near Santa Clara, CA
- Staff Advanced Concepts Optimization Engineer
- Global Supply Chain RISE Rotational Program I (Full Time) - United States
- Sr. Engineer, Algorithm
- Senior AI Research Scientist - Enterprise BI & LLMs Hybrid
- Paid Surrogacy Opportunity (Gestational Carrier)
- New Grads 2026 - Software Engineer, Algorithm
- Paid Surrogacy Opportunity (Gestational Carrier)
- Staff Business Systems Analyst- Sales Cloud
- Computational Electro-Magnetic (CEM) RCS Principal Engineer
- Global Supply Chain RISE Rotational Program I (Full Time) - United States
- AI Research & Agentic Engineer Hybrid
- Principal Applied AI Scientist
- Research Engineer
- Multimodal AI Algorithm Expert-EMG / Interaction Perception, PICO
- AI Research Scientist II (Intern) United States
- 2026 Intern - Research Scientist/Engineer
- Senior Application Engineer - Photoshop
- Senior Applied Scientist - AI Guardrails Platform
- Staff Engineer, Flight Modeling & Simulation
- Machine Learning Engineer, AI Coding Tools San Jose Regular
- Cisco is Seeking Machine Learning Engineer – AI Research
- Machine Learning Engineer
- ML Engineer Graduate: E‐Commerce Logistics & Supply Chain
- Senior Applied AI Research Lead
- Logistics and Material Planner
- Applied ML Researcher: LLMs, Agents & Multi-Modal
- ML Engineer: LLMs, VLMs & Reasoning AI | Equity
- Staff Machine Learning Engineer San Jose, California, United States of America Machine Learning[...]
- Staff AI/ML Research Scientist
- Autonomous Driving ML Engineer
- Large Model Training Acceleration Engineer
- Vision Algorithm Evaluation Engineer - PICO Lab - San Jose
- Research Scientist, Infrastructure System Lab
- Applied Scientist - Multimodal Guardrails & Evaluation
- Staff Engineer, Flight Modeling & Simulation
- Sr. Aerodynamics Engineer, Modeling and Simulation
- Senior Modeling & Simulation Engineer, Powertrain - (SJ2026AK)
- Distribution Trainee
- GPU-Optimized LLM Inference Engineer
- Route Optimization Administrator