<Back to Search
RFIC Layout Design (FinFet)
San Jose, CAApril 5th, 2026
Job Location and Work Mode: Remote Opportunity Available (if all qualifications are met)Opportunity for W2 Employment or ContractMinimum QualificationsMinimum 5 years of Industry ExperienceFinFET experience; Experience with advanced technology nodes (TSMC/Samsung 7nm, 5nm, and 4nm) requiredHigh proficiency in interpreting CALIBRE DRC, ERC, and LVSProficient with CADENCE layout toolsStrong background in custom RF/analog layout for transceivers and deep sub-micron CMOS technologiesPreferred QualificationsKnowledge of guard rings, DNW, PN junctions, and advanced process effects (LOD, WPE, etc.)Skilled in layout techniques for device matching, parasitic reduction, RF shielding, and high-frequency routingSolid understanding of RC delay, electromigration, and signal couplingStrong communication skills and ability to collaborate with designers and layout teams Who You Will Be Working With: IC Enable benefits include Medical, Dental, Vision and Ancillary benefits, 401K Plan with Company Match program. For over 20 years IC Enable has successfully provided design IP, IC products, services, and platform solutions to demanding customers ranging from startups to Fortune 50 members. Our design and product offerings focus on high reliability, mixed-signal and digital markets while our platform solutions focus on IDM, foundry and IP providers. Now is an exciting time to join our team as we continue to change the industry through experience in technology development, full-custom ASIC / SOC and electronics development across the Semiconductor, Medical and Defense industries, including some of the most challenging fabrication processes and product applications. You will work along our layout engineers and RF designers to build detailed transistor-level layout of RF and analog circuit blocks including bandgap/bias/LDO, ADC/DAC, baseband filters, modulators, power amplifiers, PLL, LO generation, LNA, and Mixer. You will also be responsible to provide highly quality layout to pass our verification flows including extraction, DRC, LVS, and DFM checking. Layout quality will be reviewed for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling.At IC Enable we know that our most valuable asset is our team. We are seeking a candidate who is ready to dive in to our culture and grow with our team. We build our team around those that are humble, hungry and smart! IC Enable is an Equal Opportunity Employer
452 matching similar jobs near San Jose, CA
- HW board design Team Leader
- Sr Principal Application Engineer - Allegro PCB Design Tools
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- ASIC Design Hardware Engineer - SDC/STA (Hybrid)
- Analog Design Expert
- Technical Lead TIA Design
- Senior Staff Engineer (Electrical Hardware Design)
- Principal ASIC Design Engineer
- Principal Packaging Layout EngineerSan Jose, CAApril 5th, 2026
- Product Validation Engineer (Analog Circuit Design)
- SerDes Analog Mixed Signal Circuit Design Lead-ADC/ Transmitter Design
- Manager, Propulsion Power Electronics
- Senior Electronics Engineer, Circuit Analysis and Simulation
- ASIC Design Engineer
- ASIC Design Verification Engineer II (Intern) - United States
- Lead SERDES RTL Design Engineer
- SerDes RTL Design Engineer
- SOC Design Engineer - SSD
- High-Power SPS Design Engineer - Smart Power Stage
- Principal ASIC Engineer/Lead ($400-800k package!)
- IP Verification Engineer - FPGA/ASIC Front-End Expert
- Printed Circuit Board Designer
- Senior RF/Mixed-Signal IC Design Engineer
- Mixed Signal Design Engineer
- Principal, Signal Integrity Engineer
- Sr Principal Product Engineer (Analog Design Automation)
- Principal ASIC Engineer/Lead ($400-650k package!)
- R&D Engineer Physical Design
- Silicon Photonics Validation Engineer
- Physical Design Timing Engineer (STA)
- Senior Principal IC Design Verification Application Engineer
- Principal Product Engineer (Analog Design Automation)
- Senior Principal IC Design Verification Application Engineer
- Optical Hardware Engineer
- Manager, Propulsion Power Electronics
- Design Verification Engineer
- ASIC Hardware Test Engineer - Hybrid
- Technical Director: Analog, Mixed-Signal & RF IC Design
- System Validation Engineer