<Back to Search
Senior Principal IC Design Verification Application Engineer
San Jose, CAApril 5th, 2026
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology.We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and enthusiastic about how to help customers solve their toughest verification problems using Cadence technology. Join our elite application engineering team for verification to work closely with the best AEs, PEs and R&D in EDA at a company listed in Fortune magazine and Great Place to Work as one of the World's Best Workplaces year after year!As an integral member of the North America Verification Field Applications Engineering (AE) Team, you will work directly with industry leading semiconductor and system companies to deploy Cadence's market leading verification platforms including cutting edge technologies using AI assistants, Agentic AI and machine learning. In this customer facing role you will provide the front line technical support in the pre and post-sales process and will work with the account team to come up with innovative solutions to address our customers' most challenging problems in verification. You will own customer success!In this role, you will develop customer specific verification requirements, including advanced verification component development, methodology support, and operation and maintenance of Cadence's verification tools and services. You will support technical evaluations and benchmark development for Cadence's market leading tools such as Xcelium simulation platform and Verisium platform of AI and ML tools for enhanced verification. You will create and conduct technical presentations and product demonstrations for customers.At Cadence, customers are at the heart of everything we do. Talented engineers like you are what enable us to materialize this passion into results. By working directly with Cadence R&D and driving customer engagements, you will enhance your in-depth knowledge in verification tools, unlock unique expertise in verification methodologies, and level up your communication, customer, and sales skills. No matter where you are in your career, whether your next career step is to stay on the technical track, move up in management, or explore sales/marketing career opportunities, the skills and expertise you gain as an Application Engineer here at Cadence will put you miles ahead in your career advancement.Key Responsibilities:Establish technical credibility and rapport with the customer and become the go-to expert for all of their technical inquiries and supportIn collaboration with R&D, provide in-depth technical assistance to help support advanced verification flows and AI/ML applications to secure design winsChampion the customer needs and work closely with R&D and marketing to develop competitive and creative technical solutionsUnderstand the competitive landscape and continuously work on differentiating Cadence's solutionsWrite technical product literature such as application notes and technical articlesReview new product proposals and device specificationsAssume technical leadership roles in small teams as neededRequirements:Minimum:BS, MS, or PhD degree in Computer Science/Engineering, Electrical Engineering, or related field7+ years experience with SystemVerilog, VHDL, VerilogVerification skills such as UVM testbench architecture, development and debugStrong RTL and Testbench debug skillsExperience in writing scripts (Perl, Python or Tcl)Strong software, HDL design and verification skillsAbility to quickly analyze verification environments and design complexityStrong verbal and written communication skillsStrong teamwork skillsAbility to interact effectively with both external customers and R&D teamsPreferred:Experience with C/C++/SystemCExperience in deploying VIP in testbenchesKnowledge of protocols like JTAG, UART, PCIe, AMBA, DDRKnowledge of design fundamentals such as architecture, micro-architecture, HDLs and Synthesis and timingDigital design experienceThe annual salary range for California is $143,500 to $266,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.We're doing work that matters. Help us solve what others can't.
522 matching similar jobs near San Jose, CA
- ASIC Design Verification Engineer II (Intern) - United States
- Senior Principal IC Design Verification Application Engineer
- HW board design Team Leader
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- ASIC Design Hardware Engineer - SDC/STA (Hybrid)
- Manufacturing Engineer - 0 - 3 years experience
- Staff Engineer, Design Verification
- ASIC Design Verification Emulation Engineer
- ASIC DFT Engineer
- Sr. ASIC Design Verification Engineer
- Principal SOC Design Verification Engineer
- Fabric Design and Verification Engineers
- Principal ASIC Design Engineer
- Lead SERDES RTL Design Engineer
- ASIC/SoC Design Engineer
- GPU Design Verification Engineer
- ASIC Design Verification Engineer
- IC Design Verification Application Engineer
- IC Design Verification Application Engineer
- SOC Design Engineer - SSD
- High-Power SPS Design Engineer - Smart Power Stage
- Principal ASIC Engineer/Lead ($400-800k package!)
- SR ASIC Design Verification Engineer
- ASIC Design Engineer
- ASIC Design Verification Engineer
- Senior Lead Thermal Engineer, Hardware Design
- Mixed Signal Design Engineer
- Principal R&D IC Design Verification Engineer (up to 500k pkg!)
- IP Verification Engineer PCIe Focus
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Sr Principal Product Engineer (Analog Design Automation)
- Principal ASIC Engineer/Lead ($400-650k package!)
- R&D Engineer Physical Design
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- SoC Design Verification Engineer
- Principal Analog IC Design Engineer, High Speed SerDes
- Physical Design Timing Engineer (STA)
- Principal Product Engineer (Analog Design Automation)
- Optical Hardware Engineer
- Staff R&D IC Design Verification Engineer (up to $380k pkg!)