<Back to Search
Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
Austin, TXMarch 27th, 2026
We are seeking a talented Senior CPU Design Engineer to join our team. In this role, you will be responsible for designing and implementing high-performance CPU subsystems, with a focus on achieving optimal power, performance, and area (PPA). You will work closely with cross-functional teams to develop innovative solutions, refine microarchitecture, and validate designs. This is an opportunity to work on cutting-edge projects and make a significant impact on the future of CPU technology in a collaborative and fast-paced environment.ResponsibilitiesDefine, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Qualifications & SkillsMinimum Qualifications: Define, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Preferred Qualifications: Experience with Allocation, Renaming, Scheduling, and Retirement.Experience with ALU, floating points, and vector operations.What We OfferCompetitive salary and benefits package.Opportunities for professional growth in an innovative startup environment.Collaboration with talented engineers passionate about cutting-edge CPU technologies.A flexible and inclusive work culture based in Portland, OR or Austin, TX.Apply for this positionPersonal informationFirst name Last name Email Address Phone number NationalityYour resumeYour LinkedIn Profile Upload your Resume/CV Upload File Max file size 10MB. Upload your coverletter Upload File Max file size 10MB.J-18808-Ljbffr
377 matching similar jobs near Austin, TX
- Senior Custom CAD Engineer - For Custom Circuit Designers
- Failure Analysis Engineer
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- Equipment Engineer (Bonding)
- Physical Design Engineer, Annapurna Labs
- Staff GPU Design Verification Engineer - Subsystems
- Senior CPU Verification Engineer
- Staff Engineer, Static Timing Analysis CAD Engineer
- Senior Staff Physical Design Feasibility Engineer
- GPU Design Verification Engineer (GCDV)
- SOC Product & Test Engineer, AI Hardware
- BEOL Reliability Engineer
- Senior Mechanical Design Engineer - Server/Board
- Sr. Staff Physical Design PPA Engineer
- Wireless Systems Engineer
- Head of Transformer Design Engineering
- Senior Electrical Engineer - PCBA Schematic & Layout
- CAD Design Verification Methodology Engineer
- Director of Physical Design
- Assembly Integration Engineer
- Sr. Manufacturing Engineer, Vehicle Power Electronics, Semi
- Sr. Staff Electrical Design Engineer
- MLA IP Design Verification Engineer, Annapurna Labs
- SoC Characterization Product Engineer
- CPU Full Chip Physical Integration Engineer
- ASIC Verification Engineer, Amazon Leo
- BEOL Reliability Engineer
- Systems Design lab Engineer
- ASIC Verification Engineer - Acacia (Hybrid)
- High Speed AI Interconnect Signal Integrity Engineer
- Senior Site Reliability Engineer - GCP
- Operations Test Engineering Manager
- SoC Design Verification Engineer
- Principal Engineer Pre-Silicon Digital Verification
- CPU Physical Design Automation Engineer
- IP Design Verification Engineer
- Gate-level SigEM/SEB/FIT CAD Engineer
- CAD Engineer - Custom EMIR Methodology
- Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging
- Substation Lead Electrical Engineer