<Back to Search
Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
Austin, TXMarch 27th, 2026
We are seeking a talented Senior CPU Design Engineer to join our team. In this role, you will be responsible for designing and implementing high-performance CPU subsystems, with a focus on achieving optimal power, performance, and area (PPA). You will work closely with cross-functional teams to develop innovative solutions, refine microarchitecture, and validate designs. This is an opportunity to work on cutting-edge projects and make a significant impact on the future of CPU technology in a collaborative and fast-paced environment.ResponsibilitiesDefine, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Qualifications & SkillsMinimum Qualifications: Define, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Preferred Qualifications: Experience with Allocation, Renaming, Scheduling, and Retirement.Experience with ALU, floating points, and vector operations.What We OfferCompetitive salary and benefits package.Opportunities for professional growth in an innovative startup environment.Collaboration with talented engineers passionate about cutting-edge CPU technologies.A flexible and inclusive work culture based in Portland, OR or Austin, TX.Apply for this positionPersonal informationFirst name Last name Email Address Phone number NationalityYour resumeYour LinkedIn Profile Upload your Resume/CV Upload File Max file size 10MB. Upload your coverletter Upload File Max file size 10MB.J-18808-Ljbffr
373 matching similar jobs near Austin, TX
- Senior Hardware Engineer
- Cellular ASIC Design Engineer
- IC Package Design Engineer
- GPU Top Level Physical Design Engineer
- Analog Design Engineer (AB-64000876)
- EMC Design Engineer
- Package Design Engineer
- GPU Physical Design Clocking Engineer
- STA EngineerAustin, TXApril 5th, 2026
- Cellular RF Hardware Design Engineer
- Silicon Validation Software Engineer - High Speed IO Validation
- Silicon Validation Software Engineer: CPU and Memory Hierarchy
- GPU Physical Verification Design Engineer
- GPU Formal Design Verification Engineer
- Design Verification
- Hardware Design Engineer (Analog) - Aerospace Industry
- Senior Hardware Engineer
- IC Packaging Integration Engineer
- Engineer, Senior
- DDR Design Engineer
- CPU Silicon Validation Engineer
- Analog Layout Engineer
- GPU Physical Design PPA Engineer
- Principal Design Lead
- Post-Silicon Systems Validation Engineer, Annapurna Labs
- SoC Validation Engineer
- Silicon Design Verification Engineer
- ASIC Design Verification Engineer
- DFT Verification Engineer
- Design Verification Engineer - Methodology
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Sr. Communication Systems Design Engineer, Wireless Systems
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Senior ASIC Design Infrastructure & Methodologies engineer, MLA-MI - Annapurna Labs
- Senior Power Electronics Circuit Design Engineer
- Analog Architect
- Design for Test Engineer
- PMU Design Verification Engineer: Analog u0026 Mixed Signal Engineer
- Sr. DDR RAS Validation Engineer
- R&D Engineer IC Design 4