<Back to Search
FPGA Engineer
Irvine, CAMarch 28th, 2026
Roles & Responsibilities: Documents and analyzes design requirements for implementation. RTL coding, simulating and implementation. Pin assignment based on hardware design. Keeps the HW/SW interface documents up to date. Develops interface and control logics for serial buses (I2C, SPI, UART...). Develops control algorithms for motor driver circuits. Develops control algorithms for analogy front end circuits. Hardware bring-up and troubleshooting. Supports firmware and system integration and test. Applies risk, failure analysis, and root cause analysis as required within the engineering discipline. Ensures all the design activities and documents meet the regulatory and QMS requirements. Requirements: Proficient with FPGA design and workflow, familiar with mainstream FPGAs and the development tools. Good RTL coding practices, familiar with both VHDL and Verilog. Familiar with embedded interface protocols development (I2C, SPI, UART...). Sufficient knowledge of electronics principles and circuits design, familiar with schematics design tools. Proficient with lab instruments to do measurement and troubleshooting. Excellent communication and presentation skills. Show high initiative and collaboration, be self-motivated, and have ability to act independently on technical matters.
Showing 50 of 19,339 matching similar jobs in Springbrook, ND
- Senior FPGA Engineer
- FPGA Engineer III
- Lead Systems Engineer
- FPGA Engineer
- FPGA Engineer
- Lead Systems Engineer
- FPGA Engineer ( San Diego, CA ) 15547
- Embedded Security/Electronics Prototype Intern - MITRE Labs - Summer 2026 - Bedford, MA
- FPGA/ASIC Verification Engineer
- Lead HW Post-Silicon Validation Engineer
- Staff Power Electronics Control Firmware Engineer
- Battery Design Engineer
- Principal Analog & Mixed-Signal Design Engineer
- Engineer, Design Verification Engineering
- Senior FPGA Design Engineer
- Hardware Power Engineering Technical Lead
- Sr. Staff Design Verification Engineer
- DFT Design Engineer
- RTL Design Engineer
- Memory PHY RTL Design Engineer
- Front-End Silicon Design & Integration Engineer
- Lead Mixed Signal Design Verification Engineer
- RTL Design Expert
- Senior FPGA Engineer
- Senior Hardware Design Engineer – Display Development
- Senior Microelectronics Test Engineer
- Senior FPGA Design Engineer
- Principal Analog Mixed Signal ASIC Engineer
- FPGA Design Engineer (Level 3 or 4)
- CPU Microcode Design Engineer
- FPGA Design Engineer - Orlando, FL or Grand Prairie, TX
- Electrical Design Engineer Level 3 /4
- Senior Logic Design Engineer, Cache Coherent Interconnects
- Senior ASIC Physical Design Engineer, Cache Coherent Interconnects
- Principal FPGA Design Engineer
- Senior ASIC Design Engineer - Hardware
- SoC/ASIC Design Engineer
- Design Verification Engineer (Silicon Engineering)
- Senior FPGA Engineer
- SoC/ASIC Design Engineer