<Back to Search
FPGA & Embedded Solutions Intern - Hands-on Hardware
San Jose, CAMarch 30th, 2026
A leading semiconductor company is seeking an Embedded Solutions Intern in San Jose, California. The intern will work on FPGA-SoC devices, developing embedded software and collaborating with teams to deliver innovative solutions. Ideal candidates are pursuing a Bachelor's in Engineering and have experience in programming with a focus on C/C++. Competitive hourly pay ranges from $40 to $43. This role offers a unique opportunity to gain hands-on experience in a dynamic work environment.
J-18808-Ljbffr
243 matching similar jobs near San Jose, CA
- Principal Firmware and Control Engineer
- Specialist, Software Engineer (Embedded Firmware/Hardware Design)
- ASIC Design Hardware Engineer - SDC/STA (Hybrid)
- HW board design Team Leader
- Analog Design Expert
- Senior Embedded Firmware Engineer - Onsite (San Jose)
- Senior Lead Thermal Engineer, Hardware Design
- Senior RF/Mixed-Signal IC Design Engineer
- Mixed Signal Design Engineer
- Senior Staff Engineer (Electrical Hardware Design)
- ASIC Design Verification Emulation Engineer
- Product Engineer, Edge Computing Hardware
- ASIC Engineer
- Power Architect
- ASIC DFT Engineer
- Distinguished Hardware Engineer
- Senior Embedded C++ Engineer for Linux TV Platforms
- VP, A&D PCB Sales & Growth Leader
- VP, A&D PCB Sales & Strategic Growth
- SRAM Circuit/Logic Design Engineer
- Sr. Hardware Debug Engineer/Rack Solution (27402)
- Memory Design Engineer
- Sr. ASIC Design Engineer
- ASIC Design Hardware Engineer - SDC/STA (Hybrid)
- Hardware Engineer (hybrid)
- RF Design Electrical Engineer II
- Hardware Manager, Post-Silicon Electrical Validation
- Hardware Engineer (onsite)
- ASIC Design Engineer (Onsite)
- ASIC Hardware Test Engineer - Hybrid
- Power Systems Design Manager
- Machine Learning Engineer - Singapore
- Machine Learning Engineer, LLM Fine-Tuning
- General Hire: Machine Learning Engineer Graduate (Data and Eng, USDS) - 2025 Start (MS)
- Staff Machine Learning Engineer, LLM Fine‐Tuning (Verilog/RTL Applications)
- Senior Lead Thermal Engineer, Hardware Design - Thermal
- 2026 Raytheon Full Time - Effectors Software Engineer II - Tucson, AZ (Onsite)
- ASIC Engineering Technical Leader - DFT
- Software Engineering Technical Leader (simulator) - San Jose, CA
- Firmware Engineer - BMC / OpenBMC (27751)