<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
39,604 matching similar jobs at Sargent Lundy
- Senior RF Design Engineer
- Sr. Electrical Engineer - Production Hardware (2nd Shift)
- Application Engineer II- Electromagnetics
- Principal Firmware and Control Engineer
- Design & Analysis Engineer 5
- Analog Design Engineer (RT-64000902)
- Senior Principal Analog Circuit Design Engineer
- Principal Analog IC Design Engineer, High Speed SerDes
- Analog Design Engineer (AB-64000876)
- Lead SW Post-Silicon Validation Engineer
- ASIC Design Tech Lead
- Staff Analog Design Engineer
- Senior Embedded Systems & Hardware-in-the-Loop Engineer
- Associate Manager, Field-Programmable Gate Array Engineer
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- Signal and Power Integrity Technical Lead (Hybrid)
- Supplier Industrialization Engineer, PCB/PCBA (Starshield)
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- System Integration Engineer
- Staff Hardware Design Engineer
- Staff Power Module Design Engineer
- Principal Mixed-Signal/Analog Design Engineer
- FPGA Design Engineer II
- Embedded Electronics Design Engineer - 26-001
- Lead, Digital Hardware Engineer
- Staff Analog & Mixed-Signal Design Engineer
- Digital Design Engineer
- Senior Analog IC Design Engineer
- Lead, Digital Hardware Engineer
- Electrical Design Engineer - Ditch Witch
- Defense Power Systems Sales Engineer (Remote)
- Remote FPGA Verification Engineer (UVM) – Nuclear TechRemoteMarch 28th, 2026
- Design and Analysis Systems Engineer, Experienced or Senior Level (Saint Charles)
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential** (Berkeley)
- Electrical Design Engineer — Hardware (Remote-Eligible)
- Senior RISC-V Design Verification Engineer (Remote)
- Software Systems Validation Engineer
- Hardware Design Engineer - Analog and Circuit Design
- Design Functional Test Engineer
- Senior Test Design Engineer