<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
40,684 matching similar jobs at Kelly Science Engineering Technology Telecom
- Electrical Design and Analysis Engineer (Associate or Experienced)
- Digital Electronics Circuit & Unit Hardware Design Engineer (Associate or Mid-Level)
- Hardware Subsystems Engineer - (Associate or Experienced)
- Engineer
- Principal FPGA Design Engineer - Onsite Tucson, AZ
- Lead PMIC Design Engineer (RTL)
- Senior Analog Design Engineer
- Electronics Engineer
- Mixed Signal Design Engineering Intern
- Power Electronics Integration and Validation Intern
- Intern, R&D Electronics Design
- Principal Physical Design Verification/ESD Engineer
- Lead, Digital Hardware Engineer
- Associate Manager, Field-Programmable Gate Array Engineer
- Senior FPGA Engineer, Space
- Electrical Engineer III, Manufacturing Test
- Hardware Engineer (High-speed IO/Testing) (Onsite)
- Avionics Hardware Engineer
- ASIC Design Engineer, STA
- ASIC Design Verification Engineering Technical Leader
- Principal RF Design Engineer
- Principal Electrical Engineer - Production Hardware (3rd Shift)
- Senior RF Design Engineer
- Senior Hardware Engineer
- Senior Hardware Engineer
- Distinguished Hardware Engineer
- 2026 Power and Analog Circuit Engineering Graduate Intern
- HW board design Team Leader
- Leader, Hardware Engineering Design (Onsite)
- Hardware FPGA Design Engineer - Acacia (Hybrid)
- Distinguished Analog Design Engineer (KJ-50023551)
- Junior Automated Test Engineer
- HW Board Design Engineer
- HW Post-Silicon Validation Engineer
- ASIC Design Verification Technical Leader - Acacia (hybrid)
- Lead SW Post-Silicon Validation Engineer
- Senior ASIC/SoC Design Engineer - Low-Power & IP Integrations
- Senior-Principal Electrical Engineer - CCA Designer (Hybrid / Sign-on Bonus)
- ASIC Engineer
- Lead, Digital Hardware Engineer