<Back to Search
Emulation Verification Engineer
Sunnyvale, CAApril 5th, 2026
**Role Number:** 200594432-3956**Summary**Imagine what you'll do at Apple! New insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what we could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.At Apple, we're passionate about changing the world! We have a critical impact on getting high quality functional products to millions of customers quickly! We are looking for you to join our design verification team focusing on the creation, deployment, and support of sophisticated emulation environments. In this highly transparent role, you will be at the center of a chip design effort collaborating with Architecture, Design and SW teams!**Description**As a member of the Emulation verification team, we play a key role in using Emulation for verification of large SoCs. The overall work will involve porting the design onto the Palladium platform, followed by completing the detailed Emulation testplans.Collaborate closely with Architecture, Design, DV, Silicon Validation, Power and SW teams to bring up large SoCs on emulation platformDevelop/apply synthesizable monitors/checkers, stimulus on emulation platformPrepare and complete the test plan and perform reviews with the multi-functional teamsPerform low power testing on emulation platformDevelop code for Design and verification that aids with emulation activities, using Verilog/System Verilog/UVMDevelop random stimulus infrastructure by reusing existing UVM simulation constraints.**Minimum Qualifications**+ Minimum of BS + 10 years relevant industry experience.**Preferred Qualifications**+ Understanding of the tool flow from RTL to Emulation is a huge plus+ Good understanding of any Standard Emulator (Palladium, Veloce, Zebu) OR FPGA (Xilinx, Altera) flow+ Proven design verification skills+ Experience in writing Synthesize-able SystemVerilog/Verilog code and SystemVerilog assertions+ Experience with System Verilog verification environments including C/C++ DPI, UVM+ Experience with writing and debugging test FW+ Experience on any Scripting (Perl/Python/TCL)+ Excellent analytical and debug skills+ Experience in UVM Acceleration is plusApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
796 matching similar jobs near Sunnyvale, CA
- Requirements Engineering Intern - Data Center Rack
- Wireless Research Engineer
- Test Engineering Lead
- Wi-Fi System Feature Analyst
- Simulation Engineer - Camera Hardware
- RF Software Engineer
- Formal Verification Engineer
- GPU DFT Design Verification Engineer
- GPU Design Verification Engineer
- GPU Physical Verification Design Engineer
- Flight Software Test Verification and Validation (V&V) Engineer
- FPGA Verification Engineer
- DFT Debug Verification Engineer (Temporary Contract Staff Augmentation Role)
- Infinity Fabric Verification Engineer
- Design Verification Lead
- Design Verification Engineer, (L3/L4/L5/)
- Design Verification Engineer
- Design Verification Engineer - ASIC/UVM/SystemVerilog
- Senior ASIC Verification Engineer
- SoC Validation Engineer
- Silicon Validation Software Engineer - High Speed IO Validation
- DRAM Design Validation Engineer
- Acoustic Engineer - AirPods
- Sr. FPGA Design and Validation Engineer
- Avionics Hardware Engineer
- Application Specific Integrated Circuit Engineer
- Electrical Hardware Design Engineer
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- MLA IP Design Verification Engineer, Annapurna Labs
- Design Verification Lead
- SerDes System Validation and Design Engineer
- Fellow - Pre-Silicon Verification - Quality and Methodology
- Pre-Silicon Verification Staff Engineer
- Design Verification Engineer, Annapurna ML
- Sr. Formal Verification Engineer, Annapurna Labs
- Sr. Physical Design Verification Engineer, Annapurna Labs
- Principal Physical Design Verification/ESD Engineer
- Senior Design Verification Engineer (eInfochips Inc)
- Emulation Engineer, Senior (L3) (26-43)
- Emulation Engineer, Senior (L3) (26-43)