<Back to Search
Senior High-Speed I/O Architect – PCIe/CXL/UA Link (Hybrid)
San Jose, CAApril 5th, 2026
A leading technology firm located in San Jose, California, is seeking a High-Speed I/O Architect. The successful candidate will define and design innovative interconnect architectures for scalable SoC platforms across diverse markets. Responsibilities include architecting high-speed interconnect subsystems and leading architecture engagements with customers. The ideal candidate will have extensive experience with PCIe, CXL, and UA Link protocols, along with the ability to collaborate effectively across teams. This position offers a competitive salary range of $253,300 to $342,700 per year.
#J-18808-Ljbffr
477 matching similar jobs near San Jose, CA
- Product Validation Engineer (Analog Circuit Design)
- Principal R&D IC Design Verification Engineer (up to 500k pkg!)
- Staff GNC DevOps & Simulation Infrastructure Engineer
- Signal/Power Integrity Engineer
- Staff Engineer, PCB Manufacturing (Production)
- Principal EDA Software Engineer (C++, Characterization)
- FPGA Design Engineer
- Engineering Specialist (Flex Staff)
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Principal, Signal Integrity Engineer
- Staff Field Applications Engineer
- Electrical Test Engineer, Power Electronics
- Physical Design Power Grid/IR/EM Engineer
- System Compute Validation EPM - Apple Vision ProSan Jose, CAApril 5th, 2026
- Sr. Principal Product Engineer (EMIR / PDN Analysis & Power Integrity)
- Sr Principal Engineer, Enclosures Design
- Principal ASIC Engineer/Lead ($400-650k package!)
- Senior Staff Engineer, Digital Verification
- Electrical Engineering Technical Leader
- DFT Architect
- Sr. Staff Firmware Engineer - Platform Firmware Resiliency (PFR)
- DFT Engineer
- R&D Engineer Physical Design
- Senior Staff FPGA Compiler Software Engineer
- Application Engineer
- Optical Systems Engineer
- Senior SoC Design Engineer
- SoC Physical Design Engineer, STA/Timing
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Engineer, Senior
- Lead Forward Deployed Engineer
- Forward Deployed Architect
- Senior Full-Stack Engineer, Enterprise GenAI
- Analog SoC Architect
- Silicon Photonics Validation Engineer
- Site Reliability Engineering (SRE) Lead - Developer Experience & CI Reliability
- SoC Design Verification Engineer
- Principal Analog IC Design Engineer, High Speed SerDes
- Staff Field Applications Engineer