<Back to Search
CPU Physical Design Methodology and Optimization Engineer
Santa Clara, CAApril 5th, 2026
**Role Number:** 200629531-3760**Summary**Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!In this highly visible role as a part of an industry-recognized and innovative CPU design team; you will contribute to solving intriguing and key problems in the physical design (PD) methodology and optimization space. With a steadfast focus on improving Power, Performance and Area (PPA) of our industry leading CPU designs, you'll have the opportunity to work with most teams in CPU design and influence SOC teams as well. You will also be actively contributing to new and exciting technical areas including applying machine learning techniques in the silicon design space.**Description**Work with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPADetailed analysis across partitions to understand optimization opportunityDevelop new PD focused flows to improve CPU performance and efficiencyCross-functional collaboration across STA, library, tech, and post silicon team to improve optimization during physical design**Minimum Qualifications**+ Minimum BS and 3+ years of relevant industry experience+ Experience in digital circuits, timing/power concepts, and logic design+ Experience with TCL or Perl**Preferred Qualifications**+ Strong fundamentals in high-performance & low-power physical design techniques+ Experience in using industry standard synthesis, PnR, and STA tools+ Proficiency in programming and scripting in Python, TCL, or Perl+ Understanding of challenges related to latest deep sub-micron technology and ability to write algorithms and code to extract Power Performance & Area during physical design+ Ability to work well in a team, self-motivated, and excellent communication skillsApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
555 matching similar jobs near Santa Clara, CA
- Hardware Engineer
- ASIC Design Hardware Engineer - SDC/STA (Hybrid)
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Supply Chain Management , JDA
- Sr. Mixed-Signal Electrical Engineer
- Data Management JOB Training Opportunity
- SoC Architect? PCIe/CXL/UAL/DMA
- Sr. Software Engineer (C++/Linux/Multi-threaded)
- Experienced Autonomous Driver Tester
- Full Stack Software Intern
- Firmware Engineer - Wireless Platforms (Qualcomm QSDK)
- Director, ASIC Design-For-Test
- Software Engineer (C++, Linux, Multi-threaded)
- Sr. System Engineer/Rack Solution (27693)
- Applied Scientist (AI for Healthcare)
- Senior PIC Design Engineer
- RF Design Electrical Engineer II
- Senior System Design Engineer
- Hardware Engineer (hybrid)
- Test Engineer
- Systems Reliability Hardware Engineering Technical Leader
- Senior Hardware Engineering Failure Analysis Technical Lead
- AI Research & Agentic Engineer Hybrid
- Staff Power Electronics Engineer
- HW Engineer
- Senior System Design Engineer
- Sr. Mechanical Design Engineer - Wafer Chucks & Wafer Positioning Stages
- Hardware Power Engineering Technical Lead
- Hardware Engineer (onsite)
- Power Electronics Hardware Development, Senior Manager
- Senior Electrical Design Engineer
- Staff Engineer, Design Verification
- Senior Subsystem Validation Engineer
- HW Engineer
- ASIC DFT Engineer
- ASIC Hardware Test Engineer - Hybrid
- Hardware Engineer (onsite)
- Senior Hardware Systems Design Engineer
- Hardware Engineer (hybrid)
- Electrical Design Engineer