<Back to Search
SoC Design Verification Engineer
Austin, TXApril 5th, 2026
**Role Number:** 200625848-0157**Summary**Do you have a passion for invention and self-challenge? This position gives you the opportunity to be a part of one of the most innovative and key projects that Apple's Silicon Engineering Group has embarked upon to date.As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of sophisticated SoCs that are driving Apple's flagship Cellular 5G platform. As a member of this team you will integrate multiple sophisticated IP-level DV environments, craft highly reusable UVM TB, implement effective coverage-driven and advised test infrastructure, deploy new tools, develop and deploy AIML methodology, and implement ideas to improve the quality of tape-out readiness of all our chips.By collaborating with other product development groups across Apple, you can push the industry boundaries of what complex SoCs can do and improve the product experience for our customers across the world! You will be able to learn all aspects of a large-scale SoC, different types of SoC architecture, many high-speed layered protocols, the industry's standard methodologies on low-power architecture, outstanding DV methodology, verification on accelerated platforms, knowledge of cellular protocol, FW-HW interactions, complexities of multi-chip SoC debug architecture, etc.**Description**As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing innovative Cellular SoCs! This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to debate ideas openly, and is flexible enough to shift within constantly evolving requirements.**Minimum Qualifications**+ BS and 3 + years of relevant industry experience.+ Hands-on experience developing UVM-based testbenches in SystemVerilog, demonstrating applied understanding of object-oriented programming.+ Experience in Digital Design.+ Experience in Developing Reference Model of DUT and Verification using HVL.**Preferred Qualifications**+ MSEE, MSCS or beyond is preferred.+ Experience in Computer Architecture, SOC, Networking Protocols.+ An extraordinary teammate with excellent communication and problem-solving skills and the desire to seek diverse challengesApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
597 matching similar jobs near Austin, TX
- Senior Product Design Engineer
- Senior Principal II RF Electrical Engineer
- Principal AI Solutions Engineer
- Associate, Internship (US Offices), US Campus
- Senior Full Stack Architect - Java MSB with Angular / React
- Engineering Technician II, Depot Services
- Mac Reliability Engineer
- Mac Display System Architect
- High Speed Analog/RF/Mixed-Signal Design Engineer
- SIPI - RF Integrity Engineer
- Software Quality Engineer, Mobile Apps - Retail Engineering
- GPU Top RTL Designer
- Site Reliability Engineer (Edge Services), Infrastructure Services
- Senior Principal Test Architect
- HPC Principal Systems Development Engineerr
- Cyber Security IAM Leader
- Backend Engineer Consumer Engineering
- IOC Analyst: 24/7 Incident & Security Monitoring
- Enterprise Architect
- Quality Technician IV
- Forensics Lab Infrastructure Engineer (Hybrid)
- Staff ServiceNow Architect
- Firmware System Design Engineer
- Manager, Security Engineering
- Sr. Server/Rack Manufacturing Engineer, Hardware Engineering - Manufacturing
- SAP PP/MES consultant
- Graduate GPU Modeling & Compiler Engineer
- Analog Layout Automation Engineer
- Engineer
- Physical Design PPA & DTCO
- Principal, Design Engineering
- Graphics FE Integration Engineer
- Principal Mechanical Engineer
- Manufacturing Engineer, Trainium Manufacturing, Quality and Reliability
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- Software Development Engineer - Factory Automation
- CPU Performance - Principal Microarchitecture Exploration Engineer
- Quality & Reliability Engineer, Trainium Manufacturing, Quality & Reliability
- Senior Manager Systems Engineering Client Business Unit
- Senior C++ Engineer - Simulation Infrastructure