<Back to Search
Formal Verification Engineer - New College Grad 2026
Santa Clara, CAMarch 31st, 2026
As a Formal Verification Engineer at NVIDIA, you will work in the formal verification team for the industry's leading chips. We are looking for outstanding candidates with knowledge of formal methods. The engineer will own the task of formal verification of RTL units for next generation chip designs. This will involve the candidate having deep knowledge of architectural as well as micro-architectural details of the unit. The ideal candidate will have strong analytical skills, computer architecture background, and experience in the application of effective verification methodology.What you will be doing:* Developing comprehensive FV testplan documents.* Identifying key behaviors for verification of DUT and creating a verification plan.* Developing verification environments including environment assumptions, assertions, and cover properties in context of the verification plan.* Applying various FV techniques to proof correctness of digital designs.* Debugging RTL to identify failure scenarios.* Developing scripts to automate the verification process.* Review formal setups and proofs with design and verification teams.What we need to see:* BS or MS in CS/CE/EE/Mathematics or equivalent experience.* Strong analytical skills to solve difficult problems.* Knowledge/Experience in formal verification techniques.* Strong knowledge of architectures of CPU/GPU designs and digital logic.* Understanding of abstraction techniques for effective verification.* Hands-on experience with HDLs such as Verilog / SystemVerilog.* Ability to understand RTL quickly.* Preferable experience with Formal Verification Tools (e.g., Jasper, VC Formal)* Excellent communication skills with ability to work with team members and collaborate effectively.NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the highest performance & lowest power silicon possible? If so, we want to hear from you. Come, join our Formal Verification team and help build the real-time, cost-effective computing platform driving our success in this exciting and quickly growing field.Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 100,000 USD - 166,750 USD for Level 1, and 116,000 USD - 189,750 USD for Level 2.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until February 23, 2026.This posting is for an existing vacancy.NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Showing all 415 matching similar jobs
- Principal Firmware and Control Engineer
- NPI test engineer
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- Power Architect
- Entry Level Hardware Test and Automation Technician
- Physical Design - CAD Lead
- RTL Tools & Methodology Engineer
- Product Validation Engineer (Analog Circuit Design)
- Staff System Engineer
- Hardware Engineering Technical Leader
- Memory Chip Design Engineer
- Leader, Hardware Engineering Design (Onsite)
- Principal Validation Engineer - RF & Microwave
- Principal Analog IC Designer
- GPU RTL/FW Engineer
- Senior Systems Validation Engineer
- Senior Lead Thermal Engineer, Hardware Design - Thermal
- Staff Validation Engineer (up to $380k package)
- HW Design Engineer III
- Electrical Design Validation Engineer
- Senior Staff Engineer (Electrical Hardware Design)San Jose, CAApril 1st, 2026
- Software Engineering Manager: Hardware-Driven Systems
- Principal Engineer, Signal-Integrity and Power-Integrity
- Advanced Package Design Engineer
- Electrical Hardware Design Engineer
- Principal ASIC Design Engineer
- SoC Physical Design Engineer, STA/Timing
- VP, Validation Engineering
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Analog Design Engineer
- Physical Design Engineer
- Mixed Signal Design Engineer
- Sr. Microarchitect & RTL Design Engineer
- Senior Principal, Design Engineering, Power Design
- Principal, Signal Integrity Engineer
- System Compute Validation EPM - Apple Vision Pro
- Sr. Principal Product Engineer (EMIR / PDN Analysis & Power Integrity)San Jose, CAMarch 31st, 2026
- Analog Mixed Signal Circuit Design
- CAD HW-SW Infrastructure Engineer