<Back to Search
Custom Logic Design & STA Engineer
Cupertino, CAMarch 31st, 2026
**Role Number:** 200626480-0836**Summary**Imagine what you could do here at Apple! Together we could help craft the next generation of the world's finest devices. New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your career, and there's no telling what you could accomplish. The Analog/Mixed Signal Design team is searching for a self-motivating engineer for the role of Custom Logic Design and STA engineer.As a member of the team, we will be working on the leading-edge technology to build best-in-class custom mixed-signal designs used to connect our world-class products to the world as well as optimizing their performance. You will become part of a development team that cultivates engineering excellence, creativity, and innovation. Collaboration across teams is a key component of success at Apple. The right candidate will thrive in this type of environment. Dynamic, smart people and inspiring, innovative technologies are the norm here. Will you help us design the next generation of revolutionary Apple products?**Description**In this role, you will perform timing analysis on custom design circuits, delivery timing views to integration teams, as well as develop custom logic design in analog/mixed-signal circuits. You will work closely with custom design engineers, and cross-functional teams at the silicon and module levels.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience.+ Solid understanding of timing analysis concepts such as setup/hold time calculation, POCV on timing paths, timing constraints, transistor-level delay characterization, and rise/fall time balancing.+ Experience of timing analysis and verification in high-speed design such as SerDes and ADC.+ In-depth knowledge and analytical understanding of mixed-signal design techniques.+ Strong track record of delivering silicon IPs with design and verification.+ Proficiency in circuit modeling and simulation, including SPICE models and worst-case corner selection.**Preferred Qualifications**+ Experience with STA tools such as NanoTime, PrimeTime, and Tempus.+ Experience in analog/mixed-signal circuit design from architecture to fundamental implementation.+ Experience in SRAM design.+ Experience in timing / SDC constraints generation and management.+ Good understanding of tool algorithms for noise glitch, cross-talk delay, and margining with OCV / AOCVM / POCV.+ Proficiency in scripting languages (Python, Tcl and Perl).+ Familiarity with synthesis, logic equivalence, DFT, and backend related methodologies and tools.+ Strong communication and interpersonal skills.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing all 12,194 matching similar jobs
- ASIC Design Engineer - semiconductor industry
- Senior System Design Engineer
- Staff Hardware Engineer — AI/IoT Systems Architect
- Sr. ASIC Design Engineer, Amazon Leo
- Low-Power Analog & Mixed-Signal IP Design Engineer
- Senior Hardware Engineer – Mixed-Signal & Motor Control
- Test Engineer, Hardware
- Lead DCDC Power IC Design Engineer
- PLL Design Engineer
- Hardware Validation Engineer, ML Products, University Graduate
- FPGA Design Engineer
- Analog Design Engineer 2
- Senior Embedded Systems & Hardware-in-the-Loop Engineer
- Principal RF Design Engineer
- Principal Analog Mixed Signal ASIC Engineer
- FPGA Design Engineer
- Principal ASIC/FPFGA Design or Verification Engineer
- Principal Firmware and Control Engineer
- Senior Design Engineer, HBM
- GPU Validation and Emulation Engineer (Multiple Levels Available)
- Principal Firmware and Control Engineer
- ASIC/FPGA Design Engineer (SMES)
- Front End Design Engineer Intern (Summer 2026)
- PCB Designer (Technician III Eng)
- Mixed Signal Design Engineer
- Mixed Signal Design Engineer
- Senior FPGA/ASIC Hardware Engineer - Low-Latency
- VLSI Circuit Design Engineer
- Design Engineer
- mmW/RF/Analog Circuit Design Engineer(7083)
- Senior Principal FPGA Verification Engineer - $15K Sign On Bonus
- Firmware Validation Engineer
- FPGA Engineer (part-time)
- Power Integrity Validation Engineer, Board/System Design
- Post Silicon Validation Engineer
- Electrical Systems Engineer (Embedded HW/FW & Support)
- RFIC Design Engineer
- Wireless Design Verification Engineer
- SerDes System Validation Engineer
- RTL Tools & Methodology Engineer