<Back to Search
Custom Logic Design & STA Engineer
Cupertino, CAApril 5th, 2026
**Role Number:** 200625587-0836**Summary**Imagine what you could do here at Apple! Together we could help craft the next generation of the world's finest devices. New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your career, and there's no telling what you could accomplish. The Analog/Mixed Signal Design team is searching for a self-motivating Engineer for the role of Custom Logic Design and STA Engineer.As a member of the team, we will be working on the leading-edge technology to build best-in-class custom mixed-signal designs used to connect our world-class products to the world as well as optimizing their performance. You will become part of a development team that cultivates engineering excellence, creativity, and innovation. Collaboration across teams is a key component of success at Apple. The right candidate will thrive in this type of environment. Dynamic, smart people and inspiring, innovative technologies are the norm here. Will you help us design the next generation of revolutionary Apple products?**Description**In this role, you will perform timing analysis on custom design circuits, delivery timing views to integration teams, as well as develop custom logic design in analog/mixed-signal circuits. You will work closely with custom design engineers, and cross-functional teams at the silicon and module levels.**Minimum Qualifications**+ Bachelor's Degree with a minimum of 3 years of relevant industry experience.+ Solid understanding of timing analysis concepts such as setup/hold time calculation, POCV on timing paths, timing constraints, transistor-level delay characterization, and rise/fall time balancing.+ Experience of timing analysis and verification in high-speed design such as SerDes and ADC.+ In-depth knowledge and analytical understanding of mixed-signal design techniques.+ Strong track record of delivering silicon IPs with design and verification.+ Proficiency in circuit modeling and simulation, including SPICE models and worst-case corner selection.**Preferred Qualifications**+ Experience with STA tools such as NanoTime, PrimeTime, or Tempus.+ Experience in analog/mixed-signal circuit design from architecture to fundamental implementation.+ Experience in SRAM design.+ Experience in timing / SDC constraints generation and management.+ Good understanding of tool algorithms for noise glitch, cross-talk delay, and margining with POCV.+ Proficiency in scripting languages (Python, Tcl or Perl).Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
694 matching similar jobs near Cupertino, CA
- Hardware Validation Engineer II
- Analog and Mixed Signal Design Engineer
- Senior Circuit Design Engineer
- CPU Design Timing Engineer
- Circuit Design Lead
- Senior System Co-Design Engineer - Speed and Reliability
- FPGA Verification Engineer - Santa Clara, CA/On-Site
- Hardware Engineer II
- Senior SOC Design Engineer
- ATE Test Development Engineer
- Senior Design Verification Engineer
- Hardware Design Engineer, Systems Engineering
- Principal DFT Design Verification Engineer
- ASIC Design Verification Engineer
- Hardware Engineer V
- Senior Custom Circuits Timing Engineer
- Principal Engineer Test
- ASIC Design Verification Engineer, Amazon Leo
- Hardware Design Engineer
- Sr. BSP SW Engineer
- Sr. BSP SW Engineer
- ASIC/SoC Presales Applications Engineer - 16648
- Lead Field Application Engineer
- HW Engineering Intern - PCB Layout Automation & AI Tooling
- Principal Analog Mixed-Signal IC Design Engineer
- Principal Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test
- Engineer, Senior
- FPGA Verification Engineer :: Santa Clara, CA
- Senior PCIe Post-Silicon Validation Engineer
- Server Validation Engineer
- Design Verification Lead
- Senior Mixed Signal Design Validation Engineer
- Validation Engineering IP Program Manager, Principal
- Senior IO Validation Engineer
- Senior High Speed SerDes Validation Engineer
- Senior DV Engineer, HW Compute Group
- Photonics Layout and Design Automation Engineer
- GPU Validation Engineer
- Senior Physical Design Integration Engineer
- RTL Design Engineer - PowerArtist