<Back to Search
Display System Engineer, Platform Architecture
Cupertino, CAApril 5th, 2026
**Role Number:** 200642673-0836**Summary**Do you love working on state-of-the-art technologies? Are you a forward-thinker and love solving technological and architectural challenges? At Apple, our Platform Architecture team features a collaborative and hands-on environment that cultivates engineering excellence, creativity, and innovation! Join this team, and you'll collaborate with engineers across Apple to develop algorithms and architectures that help build the flawless technology experiences we're known for worldwide.**Description**In this highly visible role, you will lead the architecture of SoC display subsystem, including memory fabric interface, data pipe flow controls, memory compression, display interfaces, etc. The ideal candidate will be responsible for all aspects of SoC display subsystem architecture.**Minimum Qualifications**+ BS degree+ Experience in chip architecture, display subsystem architecture and/or design+ Experience in SoC display subsystem architecture and micro-architecture**Preferred Qualifications**+ 10+ years of relevant industry experience in signal/image processing+ MS or PhD degree+ Understanding of SoC display sub-system architecture, interface, performance and energy tradeoffs+ Understanding of display or image technology+ Expertise in memory subsystem, memory interface, and DMA+ Architectural modeling ability+ Communication skills with cross-functional teamsApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
888 matching similar jobs near Cupertino, CA
- Workflow Application Engineer
- Visiting Engineer
- Senior CAD Engineer, ASIC Development Infrastructure, RTL Design
- Delivery Consultant - Security
- Enterprise Act Engineer III - AMZ9823367
- Principal Program Manager - Tech, Customer Success Center of Excellence, AWS Specialist and Partner Organization
- Principal Physical Design Verification/ESD Engineer
- Design Verification Lead
- Firmware Engineer - All Levels
- Director, Systems Engineering (Hybrid)
- Staff Certification Lead
- Senior UI Engineer Angular
- Senior Software Engineer - Back End Platform Engineer (Machine Identity Security) hybrid
- Sr Hardware Design Engineer - PCIe Interface - Hybrid
- Emulation Engineer, Senior (L3) (26-43)
- Emulation Engineer, Senior (L3) (26-43)
- Analog Design Engineer (L3/L4/L5)
- Sr Fullstack Engineer, Agentic Applications
- Senior Design Verification Engineer (eInfochips Inc)
- Core Engineering - Design Engineer V
- Junior HPC Engineer
- Performance Modeling Architect - AI Systems
- Senior Staff - TLM Electrical Engineering - HPE
- Infrastructure Engineering - Network Engineer II
- ASIC Design Engineer V
- Test Engineer (Electrical)
- Staff Field Service Engineer - 2nd Shift
- Software Principal Engineer- Data Storage
- Cockroach DBA
- Staff Computer Vision and Robotics Engineer
- NVIDIA Isaac Sim Engineer
- Industry X - Technical Teamcenter Senior Architect
- Engineering Technician, Staff
- Lead Systems Engineer
- AR/VR Software Development Engineer, Vision Products Software
- CPU Performance Modeling Engineer - Platform Architecture
- Embedded 5G/4G Cellular RF Software/Firmware Engineer
- AGS Operations, Component Engineering - (E2)
- SAT Test Staff - Santa Clara (Santa Clara Marriott)
- CAD Layout Engineer, Component Resource and Electronic Design