<Back to Search
ASIC/RTL Design Engineer - Senior (US)
Santa Clara, CAApril 5th, 2026
Job Description100% onsite (4 days a week in office, Friday optional)Top MUST HAVE skills:- Experience in Designing RTL block for an SOC.- Must have proven track record of ASIC design on several production tape-outs.- Experience with Lint, CDC, RDC.KEY RESPONSIBILITIES:• Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements.• Collaborate with architecture and hardware teams to understand the requirements.• Work with verification and physical design teams to achieve high quality design and successful tape out.• Design and implement logic functions that enable efficient test and debug.• Participate in silicon bring-up for features owned.• Contribute in cross-functional teams to solve novel problems across multiple functional areas in development of required features.• Implement automation to increase design team efficiency.EXPERIENCE:Required:• 5-6+ years' experience required• Must have proven track record of ASIC design on several production tape-outs.• Experience in Designing RTL block for an SOC.• Experience in integrating ASIC IP into an SOC.• Experience with synthesis, static timing analysis & optimizations.Nice-to-have:• Experience writing timing constraints and exceptions.• Experience with automation using scripting techniques such as PERL, Python or Tcl• Experience in Power-saving techniques.• Experience with Arm architecture and APB, AXI, CHI protocols.• Experience with design involving Interconnects.• Ability to develop clear and concise engineering documentation.• Ability to organize and present complex technical information.• Strong verbal and written communication skills
432 matching similar jobs near Santa Clara, CA
- Manager, Systems Software Engineering - NVLink and AI
- Principal Application Engineer - Allegro PCB Design Tools
- Principal Engineer, Signal-Integrity and Power-Integrity
- SR ASIC Design Verification Engineer
- Principal ASIC Design Engineer
- Senior RF/Mixed-Signal IC Design Engineer
- Mixed Signal Design Engineer
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Sr Principal Product Engineer (Analog Design Automation)
- Analog Mixed Signal Circuit Design
- Principal Analog IC Design Engineer, High Speed SerDes
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- Sr. Analog/Mixed-Signal Circuit Design Engineer
- IP Verification Engineer - FPGA/ASIC Front-End Expert
- SRAM Circuit/Logic Design Engineer
- Technical Director: Analog, Mixed-Signal & RF IC Design
- Senior Subsystem Validation Engineer
- Design Verification Engineer
- ASIC Design Engineer
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- Senior Staff Engineer (Electrical Hardware Design)
- Electrical Hardware Design Engineer
- Hardware Engineer (onsite) - 2010267
- Principal Validation Engineer - RF & Microwave
- RTL Tools & Methodology Engineer
- Leader, Hardware Engineering Design (Onsite)
- Product Validation Engineer (Analog Circuit Design)
- Advanced Package Design Engineer
- Senior TPIP QRE (Quality and Reliability Engineer)
- Memory Chip Design Engineer
- Senior Digital/AMS Validation and Integration Engineer
- Silicon Validation Engineer 3
- Senior Systems Validation Engineer
- GPU RTL/FW Engineer
- Senior Design Verification Engineer
- HW Design Engineer III
- Mixed Signal Design Engineer - Synopsys, Analog, CMOS
- Fabric Design and Verification Engineers