<Back to Search
SoC Design Verification Engineer
San Jose, CAMarch 30th, 2026
WHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.THE ROLE:We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.THE PERSON:You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.KEY RESPONSIBILITIES:Develop/Maintain tests for functional verification and performance verification at the core and SOC levelBuild testbench components to support the next generation IPMaintain or improve current test libraries to support IP level testingResponsible for closing verification quality metrics like pass rates, code coverage and functional coverageProvide technical support to other teamsPREFERRED EXPERIENCE:Good understanding of SOC architecture, computer architecture, especially CPU/DSP processors.Strong coding skills in Verilog/System Verilog, UVM, C/C++, Scripting languages such as Perl/Python.Strong analytical problem solving skills, attention to detailGood understanding in design flow, verification methodology and general computational logic design/verification conceptsExcellent written and verbal communication skillsExcellent interpersonal skills, self-motivatedPrior experience to industry standard protocols such as AXI, AHB, PCIE, DDR etc. will be an advantageACADEMIC CREDENTIALS:* Bachelors or Masters degree in computer engineering/Electrical EngineeringLOCATION: San Jose, CA#LI-DW1#LI-HYBRIDThis role is not eligible for visa sponsorship.Benefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.This posting is for an existing vacancy.
12,922 matching similar jobs in Shell Valley, ND
- Analog Design Engineer (AB-64000876)
- Staff Analog Design Engineer
- Staff Analog Mixed Signal Modeling & Verification Engineer (UL-64000822)
- Staff Analog Mixed Signal Modeling & Verification Engineer (UL-64000822)
- ASIC Design Verification Technical Leader - Acacia (hybrid)
- ASIC Verification Engineer - Acacia (Hybrid)
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- Lead HW Post-Silicon Validation Engineer
- ASIC Design Engineer, STA
- Associate Manager, Field-Programmable Gate Array Engineer
- Electronics Test and Assembly Engineer
- Design & Analysis Engineer 5
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Electrical Design Engineer (Analog PCB design)
- Staff Engineer - Embedded Systems
- Principal Digital Design Engineer - Onsite Tucson, AZ
- Hardware Systems Engineering Technical Lead
- Application Engineer II- Electromagnetics
- Radar Hardware Design Engineer
- Senior RF Design Engineer
- Sr. Electrical Engineer - Production Hardware (2nd Shift)
- Lead Electrical Engineer, Test Systems
- Principal Firmware and Control Engineer
- Senior Design and Analysis Engineer (Berkeley)
- Principal FPGA Verification Engineer - $30K Sign On Bonus
- Principal Analog IC Design Engineer, High Speed SerDes
- Associate Manager, Field-Programmable Gate Array Engineer
- Senior Embedded Systems & Hardware-in-the-Loop Engineer
- Physician / Family Practice / Oregon / Permanent / Family Medicine Physician with Security Clearance
- Embedded Electronics Design Engineer - 26-001
- FPGA Design Engineer II
- Hardware Engineer
- ASIC Verification Engineer - Acacia (Hybrid)
- Staff Hardware Design Engineer
- Supplier Industrialization Engineer, PCB/PCBA (Starshield)
- Staff Power Module Design Engineer
- Senior Analog IC Design Engineer
- Digital Design Engineer
- Principal Power Electronics Control Firmware Engineer