<Back to Search
Senior Digital ASIC / FPGA Design Engineer
Oakland, CAMarch 28th, 2026
Digital ASIC / FPGA Design EngineerResponsibilities:Implementation of entire design flow from RTL to GDSPerform verification planning and firmware based verificationValidation and Scan test vectors and BIST implementationLogic synthesis, simulation setup and debuggingBehavior modelling using Verilog and/or Verilog-AMSRequirements:MSEE + 8 years of industry experience or PhD + 5 years ASIC/FPGA DesignASIC & FPGA background with hands-on, high-speed digital designMUST HAVE Verilog and System Verilog experienceMixed mode simulation, STA (Static Timing Analysis) and logic synthesisSynopsys and/or Quartus experience is requiredSignal processing experience is also a +Must have good team work attitude and be able to work under pressure.Nice to have:MATLABC/C++ ProgrammingRobotics experiencePLEASE SEND YOUR RESUME TO: brett.leonardo@motektech.comKeywordPhrases Include: Hardware Design, ASIC, Application Specific Integrated Circuits, FPGA, Field Programmable Gate Array, VHDL, Verilog, Digital Signal Processing, DSP, Payloads, Altera, Robotics, Autonomous Vehicles, Sensors, deep convolutional neural networks, training and inference, object detection, point cloud libraries, Robot Operating system.
Showing 50 of 11,202 matching similar jobs in Springbrook, ND
- SoC/ASIC Design Engineer
- RTL Design Expert
- Memory PHY RTL Design Engineer
- Principal FPGA Design Engineer
- Principal Digital ASIC Design Engineer
- SoC/ASIC Design Engineer
- Custom Logic Design & STA Engineer
- FPGA Design/Verification Engineer
- Principal Digital ASIC Design Engineer
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Wireless RTL Design Engineer
- Senior Mixed Design Validation Systems - Electrical/Optical Engineer
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- SoC/ASIC Design Engineer
- Wireless RTL Design Engineer
- Principal Senior Engineer - FPGA Design - $20K Sign On Bonus
- Lead PMIC Design Engineer (RTL)
- Principal FPGA Design Engineer - Onsite Tucson, AZ
- Principal FPGA Design Engineer - $10K Sign On Bonus
- Battery Design Engineer
- FPGA/ASIC Verification Engineer
- Firmware Designer - Hardware Team (IoT + DoD Systems)
- FPGA Engineer
- Staff Power Electronics Control Firmware Engineer
- Engineer, Design Verification Engineering
- Principal Analog & Mixed-Signal Design Engineer
- Senior RTL Logic Digital Design Engineer (Mixed-Signal IC's)
- Lead HW Post-Silicon Validation Engineer
- Senior FPGA Engineer
- DFT Design Engineer
- Lead Mixed Signal Design Verification Engineer
- RTL Design Engineer
- Senior Hardware Design Engineer – Display Development
- Senior Analog IC Layout Design EngineerSaratoga, CAMarch 28th, 2026
- Principal Analog Mixed Signal ASIC Engineer
- Principal FPGA Design Engineer
- Senior High Speed Design Engineer - PCB
- FPGA Engineer III
- Hardware Design Engineer - Optical Solutions
- Principal Hardware Design Engineer