Upvote
Downvote
Verification Engineer
Share Job
- Suggest Revision
- 5+ years of ASIC/FPGA verification experience using SystemVerilog / UVM
- Verification flow using Questa simulation
- Designing and implementing SystemVerilog / UVM test benches for constrained-random verification
- Writing and debugging directed and random test cases
- Experience with automation/scripting ( Python , Perl, sed, awk, tcl/tk, sh)
Active Job
Updated 1 month agoSimilar Job
Relevance
Active