Upvote
Downvote
Senior Power Management Logic Design Engineer
Share Job
- Suggest Revision
- Proficiency in Verilog language
- SoC level power management logic verification and debug experience
- Deep understanding of ASIC low power design techniques
- Knowledge of CDC, RDC and UPF and its VCLP checker
- Proficiency in scripting languages, e.g. Unix shell, Perl or Python
Active Job
Updated 13 days agoSimilar Job
Relevance
Active