Upvote
Downvote
Field - Programmable Gate Arrays Engineer
Share Job
- Suggest Revision
$180,000 - $220,000 a year
Full-time
- We are seeking a digital hardware Sr. FPGA/ASIC Design & Verification Engineer.
- You should be a hands-on technically savvy individual with a proven track record in FPGA/ASIC design processes with exposure into embedded software development.
- Ideally, you should have strong experience in all aspects of FPGA subsystems including RTL design, verification and hardware bring up and debug.
- Sr. Functional Safety Design & Verification Engineer - FPGA
- FPGA development including RTL, simulation, high-speed digital design, DSP algorithm development, verification, synthesis, and timing analysis
Active Job
Updated 1 month agoSimilar Job
Relevance
Active