<Back to Search
GPU Formal Design Verification Engineer
Austin, TXApril 5th, 2026
**Role Number:** 200646294-0157**Summary**Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC)! You'll ensure Apple products and services can seamlessly and expertly handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices!The Graphics Verification Engineer will be responsible for the pre-silicon RTL verification applying formal and property checking methods. This includes deep understanding of the micro-architectural details of their block and how it works within the broader GPU design.**Description**In this role you will:- Work with the design team to review and enhance specifications.- Implement verification plans in coordination with design leads, verification leads and micro-architects.- Complete formal verification across multiple design blocks.- Conduct formal verification reviews with design and verification teams.**Minimum Qualifications**+ BS degree in Computer Science, Computer Engineering, Electrical Engineering or equivalent field.+ Experience in programming/scripting languages.**Preferred Qualifications**+ Knowledge of CPU or GPU design architectures, VLSI circuits, and digital logic design.+ Experience with HDLs such as Verilog/System Verilog and temporal logic assertion-based languages such as SVA.+ Exposure to formal verification and analysis of pipelined micro-architectures, MMUs, and cache coherency control mechanisms.+ Experience with formal tools, such as JasperGold, IFV, etc.+ Experience using academic formal verification tools.+ Understanding of abstraction techniques and formal verification technologies.+ Experience in reviewing and interpreting design specifications.+ Knowledge of constrained random verification methods.+ Ability to collaborate across teams.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
424 matching similar jobs near Austin, TX
- Substation Design Electrical Engineer
- C/C++ Hardware / Software Co-Design SDE, Machine Learning Acceleration Systems
- IC Packaging Integration Engineer
- Senior Mechanical Design Engineer - Server/Board
- Wireless Systems Engineer
- CAD Design Verification Methodology Engineer
- MLA IP Design Verification Engineer, Annapurna Labs
- Memory Systems Design Engineer Client and Graphics Platform Engineering
- Sr. SoC Power Engineer, Annapurna Labs - Cloud Scale Machine Learning
- Product Design Electrical Engineer, Data Center Engineering - Electrical Products and Services (DCE-EPS)
- Operations Test Engineering Manager
- Electrical Engineer 7 (P&C)
- Senior Engineer - Physical Substation
- SoC Validation Engineer
- Reliability Engineer
- Senior SoC Power Modeling Engineer
- Power, Performance & Product Definition Engineer
- Server Platform SoC Validation Lead and Debug Engineer
- FPGA Development Engineer, Annapurna Labs
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- Mechanical/Electrical Integration Lead, OneMHS
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Electrical Designer
- Senior Field Security Applications Engineer
- Senior Product Design Engineer
- Senior Principal II RF Electrical Engineer
- High Speed Analog/RF/Mixed-Signal Design Engineer
- Hardware Systems Engineering
- SIPI - RF Integrity Engineer
- Signal Integrity Engineer - Serial IO Interface
- Power System Engineer (Distribution Planning) (Austin Energy)
- Sr. DDR RAS Validation Engineer
- Senior Electrical Engineer II
- Analog Layout Automation Engineer
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Physical Design PPA & DTCO
- Lead GFX Architect, RAS (Reliability, Availability, and Serviceability)
- Product Reliability Engineer
- RAS Lead engineer