<Back to Search
GPU Formal Design Verification Engineer
Austin, TXApril 5th, 2026
**Role Number:** 200646294-0157**Summary**Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC)! You'll ensure Apple products and services can seamlessly and expertly handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices!The Graphics Verification Engineer will be responsible for the pre-silicon RTL verification applying formal and property checking methods. This includes deep understanding of the micro-architectural details of their block and how it works within the broader GPU design.**Description**In this role you will:- Work with the design team to review and enhance specifications.- Implement verification plans in coordination with design leads, verification leads and micro-architects.- Complete formal verification across multiple design blocks.- Conduct formal verification reviews with design and verification teams.**Minimum Qualifications**+ BS degree in Computer Science, Computer Engineering, Electrical Engineering or equivalent field.+ Experience in programming/scripting languages.**Preferred Qualifications**+ Knowledge of CPU or GPU design architectures, VLSI circuits, and digital logic design.+ Experience with HDLs such as Verilog/System Verilog and temporal logic assertion-based languages such as SVA.+ Exposure to formal verification and analysis of pipelined micro-architectures, MMUs, and cache coherency control mechanisms.+ Experience with formal tools, such as JasperGold, IFV, etc.+ Experience using academic formal verification tools.+ Understanding of abstraction techniques and formal verification technologies.+ Experience in reviewing and interpreting design specifications.+ Knowledge of constrained random verification methods.+ Ability to collaborate across teams.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
431 matching similar jobs near Austin, TX
- Design Verification
- Senior Design Verification Engineer (GK-64000658)
- Silicon Design Verification Engineer
- ASIC Design Verification Engineer
- DFT Verification Engineer
- Design Verification Engineer - Methodology
- Design Verification Engineer
- ASIC Design Verification Engineer, Amazon Leo
- Design Verification Engineer (NW-64000826)
- Formal Verification Engineer
- Touch HW EE Validation Engineer
- Silicon Validation Software Engineer - High Speed IO Validation
- GPU Physical Verification Design Engineer
- Graphics (GPU) Design Verification Engineer
- Senior FPGA Engineer - Verilog, Digital Logic Design
- Senior Hardware Engineer
- Design Engineering Manager, Texas Institute for Electronics
- Emulation Verification Engineer
- Sr. Staff Electrical Design Engineer
- Analog Design Engineer (RT-64000902)
- Engineer, Senior
- MLA IP Design Verification Engineer, Annapurna Labs
- CPU Silicon Validation Engineer
- Analog Layout Engineer
- GPU Physical Design PPA Engineer
- IC Package Design Engineer
- CPU Design Verification Engineer
- Principal Design Lead
- Post-Silicon Systems Validation Engineer, Annapurna Labs
- Memory/DDR IP Verification Engineer
- Sr. Communication Systems Design Engineer, Wireless Systems
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Senior ASIC Design Infrastructure & Methodologies engineer, MLA-MI - Annapurna Labs
- Staff Engineer, Power Integrity
- Analog Architect
- GPU Top RTL Designer
- Design for Test Engineer
- PMU Design Verification Engineer: Analog u0026 Mixed Signal Engineer
- ASIC Design Verification Engineer II (Intern) - United States
- Senior Embedded Electronics Systems Engineer