<Back to Search
GPU Formal Design Verification Engineer
Austin, TXApril 5th, 2026
**Role Number:** 200646294-0157**Summary**Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC)! You'll ensure Apple products and services can seamlessly and expertly handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices!The Graphics Verification Engineer will be responsible for the pre-silicon RTL verification applying formal and property checking methods. This includes deep understanding of the micro-architectural details of their block and how it works within the broader GPU design.**Description**In this role you will:- Work with the design team to review and enhance specifications.- Implement verification plans in coordination with design leads, verification leads and micro-architects.- Complete formal verification across multiple design blocks.- Conduct formal verification reviews with design and verification teams.**Minimum Qualifications**+ BS degree in Computer Science, Computer Engineering, Electrical Engineering or equivalent field.+ Experience in programming/scripting languages.**Preferred Qualifications**+ Knowledge of CPU or GPU design architectures, VLSI circuits, and digital logic design.+ Experience with HDLs such as Verilog/System Verilog and temporal logic assertion-based languages such as SVA.+ Exposure to formal verification and analysis of pipelined micro-architectures, MMUs, and cache coherency control mechanisms.+ Experience with formal tools, such as JasperGold, IFV, etc.+ Experience using academic formal verification tools.+ Understanding of abstraction techniques and formal verification technologies.+ Experience in reviewing and interpreting design specifications.+ Knowledge of constrained random verification methods.+ Ability to collaborate across teams.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
417 matching similar jobs near Austin, TX
- Physical Design Engineer, Annapurna Labs
- R&D Engineer IC Design 4
- EMC Design Engineer
- SerDes PHY Engineer
- Staff Graphics IP Design Verification Engineer (UVM/System Verilog)
- Systems Memory Validation Design Engineer
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Lead Physical Design Engineer, Amazon Leo
- Sr. Staff Engineer - Design Verification
- Lead Mixed Signal Design Verification Engineer
- Senior PCB Designer II (Power)
- Senior Verification Engineer I
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Sr PCB Specialist, Annapurna Labs, Machine Learning Hardware
- Lead Formal Verification Engineer
- Sr. Signal Integrity / Power Integrity Engineer, Annapurna Labs, Machine Learning Hardware
- SerDes System Validation Engineer
- Sr. Staff Engineer - Post-Silicon Power & Performance Attainment
- Sr. Signal Integrity / Power Integrity Engineer, Annapurna Labs, Machine Learning Hardware
- ASIC Design Verification Technical Leader - Acacia (hybrid)
- STA EngineerAustin, TXApril 5th, 2026
- SoC Physical Design Engineer, STA/Timing
- Physical Design Engineer
- PC Board Designer
- Cellular RF Hardware Design Engineer
- Entry Level Analog Design Engineer (FF-64000925)
- Staff Analog Mixed Signal Modeling & Verification Engineer (UL-64000822)
- Power System Supervising Engineer (Design North)
- C/C++ Hardware / Software Co-Design SDE, Machine Learning Acceleration Systems
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- Front End Design Engineer Intern (Summer 2026)
- Director of Hardware
- Equipment Integration Engineer, Texas Institute for Electronics.
- Principle Electrical Engineer
- Field-Programmable Gate Arrays Manager
- Substation Design Electrical Engineer
- Sr. Project Manager - Electrical
- Senior Design Verification Engineer
- Substation Lead Electrical Engineer