<Back to Search
FPGA R&D Engineer - HDL, Xilinx & Testbenches
Los Angeles, CAMarch 26th, 2026
A technology solutions provider is seeking a full-time R&D Engineer based in Los Angeles. The role involves designing, simulating, and testing wireless communication systems, with responsibilities including architecture of HDL simulations and automation of testing via scripts. The ideal candidate holds a relevant Bachelor's degree and has significant FPGA design experience, along with proficiency in tools like Xilinx and Vivado. This position follows a hybrid work model, requiring at least three onsite days each week.
J-18808-Ljbffr
Showing 50 of 14,812 matching similar jobs in Springbrook, ND
- Sr. Microarchitect & RTL Design Engineer
- Principal Firmware and Control Engineer
- Director of Embedded Systems & Wearable Firmware
- Firmware Design Engineer
- Sr. ASIC Design Engineer
- Senior Embedded AI Engineer: PCB & Firmware
- FPGA Engineer: RTL Design with OCaml/Hardcaml
- Senior Firmware/FPGA Engineer - Space Technologies
- Hybrid Embedded Firmware Engineer - Impactful Flow Tech
- RTL Design Engineer
- Embedded Software Engineer - DoD/FPGA, Huntsville
- FPGA Engineer - Embedded Safety-Critical Systems
- Senior Staff FPGA/Firmware Design Engineer
- Robotics, Hardware & Firmware
- FPGA Design - Lead Research Engineer "CLEARANCE REQUIRED"
- Senior ASIC Design Engineer
- Senior Embedded Systems & Hardware-in-the-Loop Engineer
- FPGA Engineers
- Sr. Embedded Engineer, Amazon Leo
- Embedded Systems Engineer
- Principal Software Engineer, Embedded Control
- Principal Firmware and Control Engineer
- Sr. ASIC Design Engineer
- Embedded Electronic Design Engineer - DM15532016
- Principal Firmware and Control Engineer
- Senior Embedded Design Systems Engineer
- Digital Design Engineer
- Embedded Controls Engineer, Body Controls
- Embedded Design Engineer
- Embedded Engineer III
- Front End Design Engineer Intern (Summer 2026)
- Linux Embedded Engineer - Camera Team
- Rust Embedded Engineer for Secure Encryptors (US Clearance)
- FPGA Design Engineer (Active Secret Clearance required)
- ASIC/FPGA Design Engineer V
- Senior Embedded Firmware Architect (RTOS + ARM)
- Senior Engineer - Embedded Computing - "CLEARANCE REQUIRED"
- Sr. ASIC Design Engineer, Amazon Leo
- Embedded Controls & Firmware Engineer
- Senior ASIC Design Engineer