<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 450 of 41,220 matching similar jobs in Springbrook, ND
- Analog Layout Engineer
- Power Electronics Testing Engineer
- Digital ASIC Designer
- Senior Staff FPGA/Firmware Design Engineer
- Systems Engineer III (Electronics)
- Senior Principal Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- IVR / 3DIC Design Flow Engineer (7102)
- Electrical Hardware Systems Engineer - IoT Innovation
- US_East | Electrical / Electronics & Semiconductors Engineer_L3
- RF IC Design Team Summer/Fall Co-Op (June - Dec 2026) (Irvine, CA, US)
- Staff Component Engineer (Digital / RF)
- Junior Validation Engineer
- Test Engineer
- System Software Integration and Validation Engineer
- US_East | Electrical / Electronics & Semiconductors Engineer_L3
- Digital Engineer VHDL FPGA
- Lead Mixed Signal Design Verification Engineer
- Principal Power Electronics Engineer I
- HW Engineering Intern - PCB Layout Automation & AI Tooling
- Analog Design Engineer
- FPGA Engineer
- Staff Electrical Design Engineer
- MMIC Design Engineer
- Digital ASIC Designer
- Lead Electrical Design Engineer
- Formal Verification Engineer - New College Grad 2026
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential**
- Body Electronics Hardware Architect Engineer Expert
- Principal Mixed-Signal/Analog Design Engineer
- ASIC/FPGA Design Engineer (SMES)
- ASIC/FPGA Design Engineer (SMES)
- Electronics Engineer
- Electrical Electrical Engineer (Digital Design) Rochester, NY - 32517
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development
- Engineering Manager, RF Hardware
- Electrical Test Engineer, Power Electronics
- Custom SOC IP Verification Engineer