<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 850 of 41,701 matching similar jobs in Springbrook, ND
- Power Integrity STAFF R&D/PRODUCT DVL ENGINEER
- HDL Technical Lead (FPGA)
- HARDWARE ENGINEER
- Supplier Industrialization Engineer, PCB/PCBA (Starshield)
- Sr. Power Electronics Design Engineer (III/IV)
- PCB Design Engineer (Teradyne, North Reading, MA)
- HDL Technical Lead (FPGA)
- Hardware Product Test
- Senior Electrical Design Engineer
- Sr. HW Reliability Engineer, Kuiper, Product Integrity, Hardware Reliability, Product Integrity (Bellevue)
- Senior RTL Logic Digital Design Engineer (Mixed-Signal IC's) (Austin)
- Remote FPGA Verification Engineer (UVM) – Nuclear TechRemoteMarch 28th, 2026
- FPGA Prototyping and Emulation Engineer (Markham)
- FPGA Engineer, LEO Payload FPGA (Redmond)
- DFT Design Engineer (Markham)
- Staff Silicon Design Engineer (Orlando)
- DFT Design Engineer (Boxborough)
- SOC Design for Test Engineer (Boxborough)
- Systems Design Engineer (Markham)
- SOC Design Engineer (Markham)
- Senior Analog Design Engineer (Boxborough)
- Memory PHY RTL Design Engineer (Markham)
- Virtualization & Remote Management Systems Design Engineer (Markham)
- Senior Design Lead (Markham)
- Senior Electrical Engineer, Manufacturing Test (Costa Mesa)
- Senior Sustaining Hardware Engineer (Santa Clara)
- Motor Design Engineer | Airborne HW (South Burlington)
- Hardware Engineer (San Jose)
- Staff Engineer, Signal Integrity, Electrical Design (San Jose)
- Senior FPGA Engineer (New York)
- Staff Engineer, Hardware Design (Richardson)
- Staff Hardware Systems Design Engineer (Campbell)
- Senior Hardware Design Engineer – Display Development (Warren)
- Senior Hardware Engineer (Campbell)
- Sr Hardware Design Engineer - PCIe Interface - Hybrid (San Jose)
- Staff Hardware Design Engineer - Propulsion (Milford)
- Principal RTL Design Engineer - PCIe (Saratoga)
- Sr Hardware Design Engineer - PCIe Interface - Hybrid (Los Angeles)
- PCB Design Engineer (Greenville)
- Sr. Power Circuit Design Engineer - GaN/SiC (Somerville)