<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 700 of 35,582 matching similar jobs in Springbrook, ND
- Spacecraft Integration & Test Responsible Engineer
- Hardware (HW) Qualification and Development Support Team (DST) Engineer III
- Mulesoft Architect
- Senior Photonics Engineer
- Senior Electrical Engineer | PCBA and Electrical System Design
- Verification and Validation Lead – Chronic Disease Management
- AD&D A & E Staff Engineer
- EMC Engineer
- AD&D A & E Staff Engineer
- High-Power SPS Engineer
- High-Power SPS Engineer
- ServiceNow Architect (SNA) – SME
- Principal Avionics Electrical Engineer
- RF–mmWave IC Design / Packaging Engineer
- Principal SAP BTP Integration Consultant
- CPU Physical Design Automation Engineer
- Validation design
- Mechanical Integration Lead Engineer
- Senior Design Quality Engineer
- Validation Specialist II
- ASIC Design Efficiency Engineer
- Senior DFT Engineer
- Senior Principal Electrical Engineer - CRDN
- Senior Mask Layout Design Engineer
- Senior System Co-Design Engineer - Speed and Reliability
- Senior GPU Architect
- Senior Engineer - Deep Learning Compiler Verification and Infrastructure
- Senior SOC Design Engineer
- Senior VLSI Methodology Engineer
- ASIC Design Efficiency Engineer
- Senior ASIC Design Engineer – Clocks IP
- Senior ASIC Physical Design Engineer, Netlisting
- Senior RF Payload Engineer - TS/SCI
- Senior Engineer - Deep Learning Compiler Verification and Infrastructure
- Software Design Engineer in Test (SDET)
- Lead Electrical Engineer, Control Systems
- Automation Engineer - Hardware in the Loop
- Staff Engineer, C++ Systems Integration (R4016)
- Staff Engineer, C++ Systems Integration (R4018)
- Customer EngineerSanta Clara, CAMarch 28th, 2026