<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 300 of 40,293 matching similar jobs in Shell Valley, ND
- Principal FPGA Design Engineer
- Sr. RFIC Design Engineer (RFIC Engineering)
- EMC Design Engineer
- PCB eCAD Engineer_ GENERAL MOTORS
- Staff Hardware Design Engineer
- Staff Power Integrity Engineer
- PLM Test Lead
- STAFF PCB DESIGN ENGINEER
- Senior Analog Design Engineer
- NPI Hardware Engineer (Nextest, San Jose, CA)
- Engineer Design III
- Principal CPU Design Verification Engineer
- Design Reliability Engineer – Sensor, Compute and EE Systems
- Electrical Engineer - Ground Systems
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development (Redmond)
- Sr. HW Reliability Engineer, Leo, Product Integrity, Hardware Reliability, Product Integrity (Redmond)
- Core Data Path Design Verification Engineer (Boxborough)
- ASIC Design Engineer (Markham)
- RTL Design Expert (Markham)
- SERDES Analog Design Engineer/ Architect (Markham)
- Lead Silicon Design Engineer (Markham)
- SOC/IP Power Management Design Engineer (Markham)
- Senior Electrical Engineer, MIL-Standards/Design (Costa Mesa)
- Staff Design Verification Engineer (Boxborough)
- Senior Electrical Hardware Engineer (Lexington)
- Senior Electrical Engineer, Manufacturing Test (Mountain View)
- Electrical Engineer III, Manufacturing Test (Costa Mesa)
- Manager, Propulsion Power Electronics (San Jose)
- EMC Design Engineer (San Jose)
- Senior Signal Integrity / Power Integrity (SI/PI) Engineer (Santa Clara)
- Senior Hardware Design Engineer, Ethernet Switching (Santa Clara)
- Senior Hardware Design Engineer, High Speed Networking (Nashua)
- Senior Hardware Engineer (San Jose)
- Senior Engineer- FPGA (Lanham)
- Senior Engineer - Hardware (Einfochips) (Atlanta)
- Design Engineer (ND III) (Government) (Chantilly)
- Senior Staff Signal Integrity Engineer, Electrical Design (Richardson)
- HDL Technical Lead (FPGA) (Boulder)
- Senior Principal, Design Engineering - Power (San Jose)
- Senior FPGA Engineer (Rochester)