<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 600 of 38,992 matching similar jobs in Shell Valley, ND
- 2026 Power and Analog Circuit Engineering Graduate Intern
- RFIC Design Engineer - TeraWave
- RFIC Design Engineer - TeraWave
- Avionics Hardware Engineer - TeraWave
- Sr. Principal Applications Engineer - High Performance Power
- Hardware Subsystems Engineer - (Associate or Experienced)
- Sr. Electronics Hardware Design Engineer
- ASIC/FPGA Design Engineer (SMES)
- Silicon Validation Engineer
- SoC Power Validation Engineer
- Senior Digital Design Engineer
- ASIC/FPGA Design Engineer (SMES)
- Silicon Validation Software Engineer: CPU and Memory Hierarchy
- Silicon Validation Software Engineer - High Speed IO Validation
- Design Verification Engineer
- GPU Physical Verification Design Engineer
- Physician / Family Practice / Alaska / Permanent / Family Medicine Physician with Security Clearance
- HDL Technical Lead (FPGA)
- HDL Technical Lead (FPGA)
- 5G Devices Hardware Engineer
- Principal Firmware and Control Engineer
- Senior RF Design Engineer
- Senior Space Systems Engineer, Viasat Government
- Electronics Design Engineer
- Environmental Test Engineer
- Senior Electronics System Architect - TeraWave
- Senior Staff Engineer (Electrical Hardware Design)
- Principal Design Verification Engineer - AI Data Center Chips
- Principal Firmware and Control Engineer
- ASIC/FPGA Design Engineer (SMES)
- Senior PCB Layout Engineer - HDI, RF & Rigid-Flex
- PCB Designer (Technician III Eng)
- Front End Design Engineer Intern (Summer 2026)
- Uncrewed Air System Test and Hardware in the Loop Engineer
- Senior Aerospace PCB Design Engineer (Altium/OrCAD) - Onsite
- SRAM Circuit Design Engineer - Low-Power SoC Architect
- Senior Systems Test & Validation Engineer
- VP, A&D PCB Sales & Growth Leader
- Senior FPGA/ASIC Hardware Engineer - Low-Latency
- Analog Design Manager, Power & Clock IP for SoC Platforms