<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 200 of 40,926 matching similar jobs in Colgate, ND
- Radar Target Generator Design Engineer
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential** (Hazelwood)
- Principal Digital Design Engineer - Onsite Tucson, AZ
- Fpga Design Engineer
- Senior FPGA Engineer
- Printed Circuit Board Design Engineer
- Electronics Lab Technician: Advanced Test & Automation
- Senior Instrumentation & FPGA Engineer for Accelerator Systems
- Design Functional Test Engineer
- Test Automation Hardware Engineer
- Lead IP/SOC Verification Engineer
- Senior Power IC Design Engineer - Equity & Impact
- Wireless PHY Verification Engineer: High-Rate DSP & SoC
- Senior System Engineer
- Power Validation Engineer
- Hardware Reliability Engineer (Starlink)
- Hardware Design Engineer
- Hardware Engineering Manager: Lead PCB Design & Systems
- Embedded Systems Engineer - AI Hardware PlatformSunnyvale, CAMarch 20th, 2026
- CPU Microarchitect/RTL Engineer
- Elcetrical Engineer
- Sr. ASIC Design Engineer
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- HW Configuration Manager
- Lead PMIC Design Engineer (RTL)
- Lead PMIC Design Engineer (RTL)
- Senior Electrical Engineer - Analog/Digital
- System Test Engineer
- Lead PMIC Design Engineer (RTL)
- Lead PMIC Design Engineer (RTL)
- MDVT Engineer (Mechanical Design Validation and Testing)
- Lead PMIC Design Engineer (RTL)
- Printed Circuit Board Designer - MCCB
- Staff Engineer, QA and Verification
- Senior FPGA Engineer: Low-Latency SoC Focus
- VP, A&D PCB Sales & Strategic Growth
- Senior Engineer, Package Design
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- Principal Power Electronics - EPS Architect
- Senior PCB/ECAD Designer - Rigid/Flex Boards (DoD)