<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 250 of 42,879 matching similar jobs in Calio, ND
- RTL Design Expert
- Systems Design Engineer
- FPGA Prototyping and Emulation Engineer
- RTL Design Engineer
- Senior Engineer - Hardware (Einfochips)
- Senior Signal Integrity / Power Integrity (SI/PI) Engineer
- Manager, Propulsion Power Electronics
- Senior FPGA Engineer
- Sr Hardware Design Engineer - PCIe Interface - Hybrid
- Senior Hardware Design Engineer – Display Development
- HDL Technical Lead (FPGA)
- Lead Mixed Signal Design Verification Engineer
- Hardware Engineer
- Principal Hardware Instrument Engineer
- Principal Analog Mixed Signal ASIC Engineer
- Senior Electronics Test Engineer
- Staff Satellite Electrical Engineer – Mixed Signal Circuits
- Principal Power Electronics Engineer
- Senior Microelectronics Test Engineer
- Principal FPGA Design Engineer
- Senior Avionics Hardware Design Engineer
- Senior FPGA Design Engineer
- Staff Electrical Engineer – Test Systems
- FPGA Engineer III
- Systems and Hardware Enabling Engineer
- Senior Electrical Design Engineer (smart grid components)
- Systems and Hardware Enabling Engineer
- CPU Microcode Design Engineer
- Senior Digital Circuit Design Engineer
- Senior High Speed Design Engineer - PCB
- Principal Hardware Design Engineer
- Sr Power Electronics Engineer, Amazon Leo Government (ALG)
- FPGA Design Engineer - Orlando, FL or Grand Prairie, TX
- RF Design Engineer (level 3 or 4)
- Functional Safety Engineer, Hardware
- FPGA Design Engineer (Level 3 or 4)
- Package Design Engineer
- ASIC Design Engineer, Hardware Tools and Methodology Development
- Signal and Power Integrity Engineer - Hardware
- Electrical Design Engineer Level 3 /4