<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 100 of 40,611 matching similar jobs in Calio, ND
- ASIC Verification Engineer, Amazon Leo
- Post-Silicon Systems Validation Engineer, Annapurna Labs
- Hardware Validation Engineer, NPD Hardware
- Sr. Staff Engineer - Verification
- Staff Hardware System Validation EngineerMountain View, CAMarch 25th, 2026
- Silicon Design Verification Engineer (III)
- Engineer Senior - FPGA Verification
- SerDes System Validation Engineer
- Verification and Validation Engineer
- Verification and Validation Engineer
- Principal Engineer Aesthetic Medical Device FPGA EE (Bothell, WA)
- Lead Test Engineer
- GPU DFT Design Verification Engineer
- Graphics Design Verification Engineer
- Formal Verification Engineer
- CPU Design Verification Engineer
- Lead Design Verification Engineer
- Lead Design Verification Engineer
- Emulation Verification Engineer
- Display Architecture Validation Engineer
- Lead Design Verification Engineer
- Lead Design Verification Engineer
- Principal ASIC/FPFGA Design or Verification Engineer
- ASIC Design Verification Engineer
- Lead Formal Verification Engineer
- MLA IP Design Verification Engineer, Annapurna Labs
- Wireless Design Verification Engineer
- Design Verification Engineer
- Design Verification Engineer, Annapurna ML
- ASIC Verification Engineer, Ring/Blink ASIC Team
- Control Fabric Design Verification Engineer
- RTL / Design Verification Engineer
- Design Verification Engineer, Annapurna ML
- Lead ASIC Design Verification Engineer, Amazon Leo
- Design Verification Tech Lead Engineer, Amazon Leo
- ASIC Verification Engineer, Ring/Blink ASIC Team
- Design Verification Engineer
- Staff Design Verification Engineer
- DFT Debug Verification Engineer (Temporary Contract Staff Augmentation Role)
- Hardware Verification Engineer