<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
38,839 matching similar jobs at Sargent Lundy
- Memory Circuit Design Engineer
- Senior ASIC DV Engineer
- Package Design Engineer
- R&D Hardware Design Engineer (High Speed Analog)
- Principal Analog IC Designer
- RF Design Engineer
- Sr Principal Product Engineer (Analog Design Automation)
- Lead Mixed Signal Design Verification Engineer
- Senior Principal Software Engineer - Accelerated Verification IP
- Assistant Professor of Digital Systems Design and/or VLSI Design - Department of Electrical and Computer Engineering #26-28
- Lead Mixed Signal Design Verification Engineer
- Electrical Design Validation Engineer
- Analog Design Engineer - Principal
- FPGA Engineer
- Electrical Design Validation Engineer
- Electrical Design Validation Engineer
- Staff Engineer, Signal Integrity, Electrical Design
- Senior Manager, Electrical Design Engineering Signal Integrity
- SMT PCB Test Engineer
- Electronics Engineer, Sr.
- Power Electronics Hardware Development, Senior Manager
- Power Electronics Hardware Development, Director
- Chapter Lead - Power Electronics & Controls: Critical Power (Napier, NZ & Richmond, US)
- Staff Power Electronics Control Firmware Engineer
- Electronics Hardware Engineer
- Hardware Designer
- Electrical Design Engineer
- Electrical Test Engineer
- RTL Design Engineer - PowerArtist
- Customer Application Systems Design Senior Staff Engineer
- Fpga Engineer
- Test Engineer I
- SERDES Validation Engineer
- Fellow - Pre-Silicon Verification - Quality and Methodology
- Analog Design Engineer
- Lead SERDES RTL Design Engineer
- Hardware Platform Design Engineer
- Pre-Silicon Verification Staff Engineer
- Silicon Photonics Design Engineer
- ASIC Design Engineer, GPU/ML Shader Core