<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 150 of 35,527 matching similar jobs
- Test Development Design Engineer II - Onsite Tewksbury, MA
- Test Development Design Engineer II - Onsite Tewksbury, MA
- Test Development Design Engineer II - Onsite Tewksbury, MA
- Test Development Design Engineer II - Onsite Tewksbury, MA
- Senior Specialist, Electrical Engineer (Digital Hardware Des
- Validation Engineer
- Principal Firmware and Control Engineer
- Test Development Design Engineer II - Onsite Tewksbury, MA
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential**
- Lead Hardware Engineer
- Electrical Design and Analysis Engineer (Associate or Experienced)
- Electronics Engineer
- Senior Design Engineer
- Sr. Microarchitect & RTL Design Engineer
- HW Dev Engineer-Payload, Leo PAA Hardware
- Design Engineer
- System Development Eng, PCIe, AWS PCIe and Signal Integrity Team
- Hardware Development Eng, PCIe, AWS PCIe and Signal Integrity Team
- Senior FPGA Engineer
- Test Design Engineer
- Lead Power Electronics Engineer
- PIC Design Engineer
- Electrical Hardware Design Engineer
- Senior FPGA Design Engineer
- Product Development Engineer - Power Electronics HW DesignDearborn, MIMarch 20th, 2026
- Design Verification Engineer
- SoC Design Verification Engineer
- SerDes Design and Validation Engineer
- Touch HW EE Validation EngineerMillbrae, CAMarch 20th, 2026
- SoC Validation EngineerSan Diego, CAMarch 20th, 2026
- Silicon Validation Software Engineer - High Speed IO Validation
- Silicon Validation Software Engineer - High Speed IO Validation
- Principal FPGA Design Engineer - Onsite Tucson, AZ
- HDL Technical Lead (FPGA)
- GPU Physical Verification Design Engineer
- Principal RF Design Engineer
- PIC Design Engineer
- Senior Design and Analysis Engineer (Berkeley)
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential** (Saint Charles)
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential** (Hazelwood)