<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 800 of 38,933 matching similar jobs
- Hardware Design Engineer
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- FPGA Design Manager / Section Lead
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Senior Analog Circuit Design Engineer
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- Principal Test Engineer
- Senior Test Engineer
- Senior Power Electronics Circuit Design Engineer
- EMI/EMC Engineer II - $10K Sign-On Bonus
- Senior Analog Circuit Design Engineer
- Senior-Principal Electrical Engineer - CCA Designer (Hybrid / Sign-on Bonus)
- Senior Principal Analog Circuit Design Engineer
- Test Engineer (Electrical)
- EMI EMC Engineer (BT-26031)
- Senior Design and Analysis Engineer
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential**
- Test Engineer | Airborne Hardware
- HW/SW Test Engineer
- ASIC/FPGA Design Engineering Manager
- Hardware Subsystems Engineer - (Associate or Experienced)
- Electrical Design and Analysis Engineer (Associate or Experienced)
- Static Timing Analysis (STA) Engineer - (Lead or Senior)
- Principal FPGA Design Engineer - Onsite Tucson, AZ
- Lead PMIC Design Engineer (RTL)
- Engineer
- Supplier Engineer III - Electronics
- Electronics Engineer
- Principal Physical Design Verification/ESD Engineer
- Power Electronics Integration and Validation Intern
- Intern, R&D Electronics Design
- Mixed Signal Design Engineering Intern
- Mixed Signal Design Engineering Intern
- Senior FPGA Engineer, Space
- Senior Circuit Designer
- Power System Engineer
- Circuit Design and Documentation Technician
- Head of Hardware Product - Family OS & Consumer Electronics
- RISCV CPU Systems Architecture/RTL Engineer – Senior Level