<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 600 of 40,293 matching similar jobs
- Senior Principal Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe
- Systems Engineer III (Electronics)
- US_East | Electrical / Electronics & Semiconductors Engineer_L3
- Electrical Hardware Systems Engineer - IoT Innovation
- Hardware Reliability Engineer
- Staff Component Engineer (Digital / RF)
- IVR / 3DIC Design Flow Engineer (7102)
- Junior Validation Engineer
- Digital Engineer VHDL FPGA
- System Software Integration and Validation Engineer
- Analog Design Engineer (ZY-50021047)
- US_East | Electrical / Electronics & Semiconductors Engineer_L3
- Mixed-Signal Electronics Engineer
- FPGA Engineer
- Analog Design Engineer
- HW Engineering Intern - PCB Layout Automation & AI Tooling
- Electronics Hardware Engineer
- Firepower Hardware Engineer
- Analog Design Engineer 2
- System Design & Test Engineer
- Radio Frequency Hardware Engineer, Google Pixel
- Electrical Engineer, Electronic Hardware Validation
- Staff Analog IC Validation Engineer ($300-400k!)
- I&C Engineer
- Ingénieur Intégration/Validation logicielle (H/F)
- Sr. Hardware Design Engineer
- Analog-Mixed Signal Design Engineer
- Engineer III I&C
- Senior Staff Verification Engineer
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Senior Mixed Design Validation Systems - Electrical/Optical Engineer
- Senior ASIC Design Engineer
- Embedded Security/Electronics Prototype Intern - MITRE Labs - Summer 2026 - Bedford, MA
- Staff FPGA Engineer (Future Forward)
- Senior Physical Verification Engineer, VLSI Implementation
- Senior Hardware Validation Engineer
- EMC Engineer (NASA LTVS Contingent)
- MMIC Design Engineer
- FAST Labs - Product Line Discipline Lead Hardware Engineer
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)