<Back to Search
PHY Design Verification Engineer
Millbrae, CAMarch 20th, 2026
**Role Number:** 200626837-3401**Summary**Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.**Description**In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.**Minimum Qualifications**+ BS and a minimum of 10 years relevant industry experience**Preferred Qualifications**+ Verification experience of wireless/wired communication block/subsystem.+ Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.+ Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.+ Experience of using Matlab/C reference model and bit-accurate verification.+ Verification experience of wireless/wired communication block/subsystem.+ Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.+ Proficient in shell and Python scripting, Perl scripting.+ Experience of using AI technologies in data mining/analysis.+ Experience of Palladium/FPGA validation.+ Should be a team player with excellent communication skills, self-motivated and well organized.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 550 of 42,879 matching similar jobs
- Analog Architect
- WSoC PHY/MAC Validation and Integration Engineer
- SOC Verification Engineer
- SerDes Circuit Design Engineer
- Wireless RTL Design Engineer
- Hardware Modeling u0026 Simulation Engineer
- TouchID Sensor Design and Integration Electrical Engineer
- PMU Design Verification Engineer: Analog u0026 Mixed Signal Engineer
- Wireless PHY Design Verification Engineer
- Xpedition PCB Designer
- BMS Integration Engineer
- Senior Hardware Systems Engineer - Inverter AEH
- Jop Opportunity for RF Test and Development Engineer / Principal RF Test and Development Engineer
- Staff BMS HW Verification Engineer
- Hardware Design Engineer(Einfochips Inc.)
- Senior Staff Engineer, Digital Verification
- Top Secret - Design and Analysis Engineer
- USA|USD| Eng - Electrical Engineer - Advanced
- Test Engineer II, Electrical Engineering (PCB Production & Testing)
- Electrical Engineer Test Equipment
- Senior Engineer- FPGA
- Electrical Engineer Production Hardware
- Sr. Engineer
- ATE- Automatic Test Equipment Hardware/Sft Test ENGINEER- Labview- RF
- Senior QA Engineer (Hardware/Systems) - Project Based
- Test Engineer/Planner III
- MMIC Design Engineer
- EMC Engineer (NASA LTVS Contingent)
- Principal Senior Engineer - FPGA Design - $20K Sign On Bonus
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Engineer Senior - Electrical Design
- Principal Analog Electrical Engineer
- Engineer Principal - Electrical Design - $10K Sign-On Bonus
- Principal RF Test Engineer
- Principal Engineer - FPGA
- Electrical Engineer/ FPGA Designer and Verification Engineer (BT-26027)
- WIRE HARNESS DESIGN ENGINEER
- Principal Electrical Engineer - Test Systems