<Back to Search
Senior Mask Layout Design Engineer
Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal circuit designs!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life's work, to amplify human creativity and intelligence. Join our dynamic team today!What you'll be doing:The role entails working collaboratively and multi-functionally with a multi-disciplinary team of Circuit designers and mask designers.Perform physical layout for digital and mixed-signal functions like clock generators, op-amps, sensors, security circuits, power delivery circuits in state-of-the-art sub-micron CMOS technologies using Cadence toolsYou'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.Job duties will include floor planning, custom layout and verifying against design rules and schematics.Fill, post-processing, DRC mitigation, and foundry interactionsWhat we need to see:BS in Electrical Engineering (or equivalent experience)At least 7+ years of hands-on layout design experienceDeep understanding of analog circuit layout concepts in submicron CMOS technologies. Validated experience with Cadence custom circuit design tools - particularly virtuosoExperience running and debugging DRC and LVS with verification tools such as Dracula, Hercules, CalibreLeadership experience mentoring and assisting junior mask designers, implementing standard processes for the team, and keeping checklists for optimal layout design.Communicate with diverse team of mask designers across geographies and timezones.Ability to work optimally in a team, good interpersonal skills and positive energy.Proficiency in scripting languages like perl, python, skill etc. is a plus.Knowledge of layout automation is a definite plus.NVIDIA is a pioneer in bringing groundbreaking technology to new markets. We have some of the most forward-thinking and hardworking people in the world working with us. If you're creative and autonomous, we want to hear from you!#LI-HybridYour base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 132,000 USD - 207,000 USD.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until January 26, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, CA, RemoteType: Full time
Showing 100 of 10,360 matching similar jobs in Springbrook, ND
- Hardware Design Engineer - Optical Solutions
- Principal Hardware Design Engineer
- Senior Digital Circuit Design Engineer
- ASIC Design Engineer, Hardware Tools and Methodology Development
- Principal FPGA Design Engineer
- Sr. RFIC Design Engineer (RFIC Engineering)
- Senior SOC Design Engineer
- Senior ASIC Design Engineer – Clocks IP
- Staff Hardware Design Engineer
- STAFF PCB DESIGN ENGINEER
- Semiconductor Memory circuit layout engineer
- PCB eCAD Engineer_ GENERAL MOTORS
- Electronic Design Engineer IV
- CAD Layout Engineer, Component Resource and Electronic Design (Sunnyvale)
- Photonics Layout and Design Automation Engineer (Mountain View)
- Senior Electromechanical Design Engineer / Manager (Memphis)
- Manager, Propulsion Power Electronics (San Jose)
- Senior Electrical Engineer, MIL-Standards/Design (Costa Mesa)
- Design verification Engineer (Markham)
- Senior Analog Design Engineer (Markham)
- Senior Optical Transceiver Design Engineer (Santa Clara)
- Principal Design Engineer (Cary)
- Senior Signal Integrity / Power Integrity (SI/PI) Engineer (Santa Clara)
- Senior Hardware Design Engineer, High Speed Networking (Nashua)
- SoC/ASIC Design Engineer
- Sr. Power Circuit Design Engineer - GaN/SiC (Bridgewater)
- Senior Staff Signal Integrity Engineer, Electrical Design (Richardson)
- SoC/ASIC Design Engineer
- Electrical Design Engineer
- PIC Design Engineer
- PCB Assembly Test Engineer / Technician (2nd Shift)
- Design Engineer V/ASIC Power Engineer
- Principal Digital ASIC Design Engineer
- Design Engineer
- Memory Design Engineer
- Lead RTL Design Engineer
- Electronics Design Manager
- ASIC Design Verification Engineer I Intern - United States
- Senior/Principal EDA Engineer, Electronic Design Automation, Texas Institute for Electronics
- Senior Mechanical Systems Engineer, Texas Institute for Electronics