<Back to Search
Analog Design Engineer - Principal
Irvine, CAMarch 30th, 2026
About the jobAre you an Analog Design Engineer, Principal who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology powering next generation AI? We are looking for an Analog Design Engineer - someone who is excited to join a fast-growing Start-Up Company growing a group of diverse individuals responsible for handling high-speed mixed-signal circuit designs!Locations Available: Irvine, CA HQ, San Jose, CA, Austin, TX, Ottawa Ontario, CN, & VancouverCandidate will have the opportunity to architect and design circuits for high performance transceivers and other critical analog functions.What You Will Do:High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.).Clock generation and distribution (VCOs, PLL, clock distribution, etc)Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc)New techniques for the development of next generation optical transceiverDesign of custom passive components, from concept to silicon implementationSupervise analog layouts within advanced process nodesSystem verification and circuit design spec creationSilicon bring-up, debug and supportTeam communication and documentationWhat You Will Bring:Master's degree and/or PhD (preferred) in Electrical Engineering or related fields with 5+ years of experience.Should have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks.Experience with analog design and verification tools (Virtuoso, Spectre, ADE and post layout extraction tools) is a mustExperience in advance cmos design and verification flows (tools to evaluate self-heating, electromigration, safe operating area)Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plusKnowledge of the fundamentals on electromagnetism, lump models and high frequency designUnderstanding of advanced processes (e.g., FinFet) and optimization for high performance circuitsProduction level tape out experienceExperienced in lab chip bring-up and debugging efforts is a plusStrong communication and documentation skillsSalary Range$150,000 - $250,000 Annually
9,658 matching similar jobs in Springbrook, ND
- ASIC/FPGA Design Engineer (SMES)
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- Principal Power Electronics - EPS Architect
- Senior Hardware Engineer – Mixed-Signal & Motor Control
- Senior IC Design Engineer: IO, SI & PD Expert
- Senior Signal & Power Integrity Lead - High-Speed IO
- Senior FPGA Engineer: Low-Latency SoC Focus
- Test Automation Hardware Engineer
- Senior Hardware Engineer
- Senior Hardware Engineer
- ASIC/FPGA Design Engineer (SMES)
- FPGA & Embedded Solutions Intern - Hands-on Hardware
- Asic/Fpga Design Engineer
- Acoustics Design Engineer
- Hardware Engineer
- Senior Analog & Mixed-Signal IC Design Engineer
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Lead Systems Engineer
- Principal Engineer Aesthetic Medical Device FPGA EE (Bothell, WA)
- Communication Systems Engineer
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Assistant Professor of Digital Systems Design and/or VLSI Design - Department of Electrical and Computer Engineering #26-28
- ATE Test Development Engineer
- R&D Engineer Hardware
- Hardware Validation Engineer, NPD Hardware
- Analog Layout Engineer
- Engineer, Senior
- Senior Test Engineer
- Design for Test Engineer (Temporary Contract Staff Augmentation Role)
- Technical Intern, Analog Power Design
- Sr. Hardware Reliability Engineer, Infrastructure Reliability & Quality
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development
- Senior Robotics Hardware Engineer
- Staff Reliability Engineer - Power Electronics
- Senior Power Electronics Engineer
- Senior Electrical Engineer, MIL-Standards/Design
- Hardware Design / Electronics Engineer
- GNSS Validation Engineer
- CAD Engineer - Circuit Simulation Methodology
- CPU Design Timing Engineer