<Back to Search
Senior FPGA Engineer II - Network
Westminster, COMarch 28th, 2026
Please Note: To conform with the United States Government Space Technology Export Regulations, the applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State.At CesiumAstro, we are developers and pioneers of out-of-the-box communication systems for satellites, UAVs, launch vehicles, and other space and airborne platforms. We take pride in our dynamic and cross-functional work environment, which allows us to learn, develop, and engage across our organization. If you are looking for hands-on, interactive, and autonomous work, CesiumAstro is the place for you. We are actively seeking passionate, collaborative, energetic, and forward-thinking individuals to join our team.We are looking to add a Senior FPGA Engineer II - Network to our team. If you enjoy working in a startup environment and are passionate about developing leading-edge hardware for satellites, spacecraft, and aerospace systems, we would like to hear from you.In this position, you will be responsible for FPGA designs and systems through all phases of the development process. The ideal candidate will have experience in FPGA design, verification, test, and deployment at the HDL level. FPGA HDL designs will include high-speed serial interfaces and data streams, digital processing cores, multiple clocks and clock domains, and management interfaces. Testing, validation, and verification will also be central tasks for any FPGA design. Experience in board-level hardware design is also desirable.The successful candidate will present engineering design review materials to our customers and executive team, as well as participate in proposal-writing efforts. As such, excellent written and verbal communication skills are required.JOB REQUIREMENTS AND MINIMUM QUALIFICATIONSBachelor of Science (BS) or Master of Science (MS) degree in Electrical Engineering or Computer Engineering from an accredited university or institution.Minimum of 6 years of industry or university research experience in the design, analysis, and implementation of FPGA systems.Production experience in design, implementation, and integration of OSI Layers 2 and 3 networking systems, including protocols such as Ethernet, IP, and MPLS.Experience in networking system design, especially in determining throughput and memory requirements.Expertise in writing and reviewing VHDL.Proficiency in writing and reviewing SystemVerilog for block and system verification.Expertise in FPGA design and verification tools for modern complex FPGA and SoC platforms such as Xilinx Vivado and Siemens Questa.Excellent written and verbal communication skills.PREFERRED EXPERIENCEDeep understanding of network design and an ability to derive requirements based on high-level objectives.Familiarity with non-FPGA networking platforms including ASICs and general-purpose processors.Aerospace design and qualification.Worst-case analysis, failure method and criticality analyses, and reliability analysis.Experience with board-level hardware design.Familiarity with communications systems, such as digital signal processing.Experience writing low-level software for interfacing to FPGA IP.$126,000 - $168,500 a yearCesiumAstro considers several factors when extending an offer, including but not limited to, the role and associated responsibilities, a candidate's work experience, education/training, and key skills. Full-time employment offers include company stock options and a generous benefits package including health, dental, vision, HSA, FSA, life, disability and retirement plans.CesiumAstro is an Equal Opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, protected Veteran Status, or any other characteristic protected by applicable federal, state, or local law.Please note: CesiumAstro does not accept unsolicited resumes from contract agencies or search firms. Any unsolicited resumes submitted to our website or to CesiumAstro team members will be considered property of CesiumAstro, and we will not be obligated to pay any referral fees.
29,260 matching similar jobs in Shell Valley, ND
- Sr. Principal Electrical Integration Engineer - Data Center (Remote)
- Principal Electrical Controls Engineer - Data Center Infrastructure
- Principal Mechanical Design Engineer - Data Center Infrastructure (REMOTE)
- Field Engineer, Public Sector
- Enterprise Systems Engineer
- ASIC Design Engineer
- Sr. Principal Electrical Integration Engineer - Data Center (Remote)
- ASIC Engineer
- Electrical Design and Analysis Engineer (Associate or Experienced)
- Design and Analysis Systems Engineer, Experienced or Senior Level
- Telecom Designer/Engineer
- R&D Systems Engineer - Firing and Embedded Systems, Onsite
- ASIC Engineer - SDC
- Senior Electromagnetic Compatibility (EMC) Engineer
- Senior Electromagnetic Compatibility (EMC) Engineer
- Cleared Senior/Principal R&D Electrical Engineer - W87-0/Sentinel Integration, Onsite
- Power Electronics Hardware Development, Director
- Senior Client Solutions Engineer
- Emulation Engineer
- Lead Instrumentation & Controls Engineer
- Specialist, Integration / Test Engineer - FAA Flight
- ASIC Design Verification Emulation Engineer
- Senior/Principal Electrical Engineer - Telemetry, Onsite
- Principal Architect - Solutions Architect
- Hardware Design Engineer
- Staff Electrical Engineer
- Engineer III
- Hardware Engineering Technical Failure Analysis Case Lead
- Telecom Designer/Engineer
- Power Design Hardware Engineer - Acacia (Hybrid)
- Principal Electrical Engineer - Test (4th Shift)
- Systems Engineer, Senior - Secret
- Senior Embedded Controls Engineer, Body Controls
- Electrical Design and Analysis Engineer (Associate or Experienced)
- Optical Hardware Engineering Technical Leader, Acacia (Hybrid)
- Applications Engineering, Sr Staff Engineer- RTL-to-GDS/Fusion Compiler
- PHY Design Verification Engineer
- Product Development Engineer - Power Electronics HW DesignDearborn, MIMarch 20th, 2026
- SoC Design Verification Engineer
- Design Verification Engineer