<Back to Search
Wireless SoC Design Engineer
Los Angeles, CAMarch 31st, 2026
**Role Number:** 200628738-1756**Summary**Come and join Apple's growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times, we encourage you to apply.**Description**In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. As a member of the team, you will work closely with SoC architects and IP developers to develop SoCs that meet the power, performance, and area goals for Apple devices, with a particular focus on low power metrics. You will engage in hardware/software/power partitioning discussions alongside software, firmware, and platform engineering teams. You will integrate industry standard and custom hardware IPs into SoCs. This is a highly visible role, where you will be at the center of the ASIC design efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.**Minimum Qualifications**+ BS with 10+ years relevant experience.+ Familiarity with the ASIC design flow.+ Knowledge of digital design, SoC architecture, and HDL languages like Verilog.**Preferred Qualifications**+ Shown experience writing micro-architecture specifications and converting them to design+ Exposure to design methodologies and industry standard EDA tools.+ Experience with AXI/AHB bus fabric and processor sub-systems.+ Understanding of UPF and low-power design & implementation techniques.+ Self-starter and willingness to learn.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing all 25,290 matching similar jobs
- Senior ASIC/SoC Design Engineer - Low-Power & IP Integrations
- Wireless SoC Design Engineer
- Wireless SoC Design Engineer
- Wireless SoC Design Engineer
- Senior FPGA Engineer: Low-Latency SoC Focus
- Lead IP/SOC Verification Engineer
- SoC Physical Design Engineer, STA/Timing
- Engineer
- Sr. Microarchitect & RTL Design Engineer
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Senior ASIC Design Engineer
- Design Verification Engineer - SoC
- Senior Silicon Physical Design Engineer, TPU, Google Cloud
- PCIe/CXL Design Engineer (Principle)
- Senior Engineer Digital Design - Data Center Infrastructure Products
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- ASIC RTL/SoC Design Engineer
- Sr. Silicon Design Verification Engineer
- Custom SOC IP Verification Engineer
- GPU Design Verification Engineer
- Design Verification Engineer - Viasat Government
- GPU Physical Design PPA Engineer
- Senior Logic Design Engineer – Remote/Hybrid IP & SoCRemoteApril 1st, 2026
- HBM SoC Design Engineer
- Front End Design Engineer Intern (Summer 2026)
- Analog Design Manager, Power & Clock IP for SoC Platforms
- Sr. ASIC Design Engineer
- Senior ASIC Design Engineer
- Design Verification Lead
- SR ASIC Design Verification Engineer
- Senior Systems Design Engineer-Data Center GPU
- SoC Physical Design Engineer, STA/Timing
- ASIC/RTL Design Engineer - Senior (US)
- ASIC Design Tech Lead
- VLSI Design Engineer
- RTL Design Engineer - PowerArtist
- Lead, Digital Hardware Engineer
- ASIC/FPGA Design Engineer (SMES)
- Senior ASIC Design Engineer
- Senior SoC Analog Engineer