<Back to Search
Wireless SoC Design Engineer
Los Angeles, CAMarch 28th, 2026
**Role Number:** 200628738-1756**Summary**Come and join Apple's growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times, we encourage you to apply.**Description**In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. As a member of the team, you will work closely with SoC architects and IP developers to develop SoCs that meet the power, performance, and area goals for Apple devices, with a particular focus on low power metrics. You will engage in hardware/software/power partitioning discussions alongside software, firmware, and platform engineering teams. You will integrate industry standard and custom hardware IPs into SoCs. This is a highly visible role, where you will be at the center of the ASIC design efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.**Minimum Qualifications**+ BS with 10+ years relevant experience.+ Familiarity with the ASIC design flow.+ Knowledge of digital design, SoC architecture, and HDL languages like Verilog.**Preferred Qualifications**+ Shown experience writing micro-architecture specifications and converting them to design+ Exposure to design methodologies and industry standard EDA tools.+ Experience with AXI/AHB bus fabric and processor sub-systems.+ Understanding of UPF and low-power design & implementation techniques.+ Self-starter and willingness to learn.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 400 of 15,267 matching similar jobs
- Senior Hardware Validation Engineer
- Career Accelerator Program - Analog Design Engineer - MS/PhD
- Staff FPGA Engineer (Future Forward)
- Sr. Engineer
- FAST Labs - Product Line Discipline Lead Hardware Engineer
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- MMIC Design Engineer
- EMC Engineer (NASA LTVS Contingent)
- Engineering Manager, RF Hardware
- Principal Power Electronics Engineer I
- Digital Forensics Engineer V TS/SCI with Poly REQUIRED
- PCB Design Hardware Engineer - Optical Group (Onsite)
- SoC Top-Level Physical Design Engineer
- Power Electronics Testing Engineer
- Staff Engineer, SoC - DFD Design Verification
- Senior Staff FPGA/Firmware Design Engineer
- Senior Circuit Design Engineer
- Metrology Development Engineer II or Senior Metrology Development Engineer, Texas Institute for Electronics
- Electrical Design Engineer, User Products (Starshield)
- Senior ASIC Verification Engineer, Coherent High Speed Interconnect
- Principal Hardware Engineer (NEXTEST, San Jose,CA / Tualatin, OR)
- Systems Engineer III (Electronics)
- Senior Engineer I-Design (RF)
- Principal ASIC Design Engineer (Silicon Engineering)
- Staff Electrical Design Engineer
- Senior Engineer, Physical Design
- Lead Electrical Design Engineer
- Digital ASIC Designer
- Senior FPGA Engineer
- Principal Electronics Engineer
- Electrical Electrical Engineer (Digital Design) Rochester, NY - 32517
- IMA and RF Subsystem Design Engineer
- Principal Engineer - Digital Design and Certification Lead (Onsite)
- Senior Staff Engineer, GPU Debug & Validation Engineer (GPU Si & Emulation)
- Lead Engineer - SerDes mixed-signal design
- Principal Engineer, Power Electronics
- Post Silicon Validation Engineering
- Electrical Design Engineering
- Electrical Design Engineering
- Senior EMI/EMC Engineer - HighSpeed Interconnects