<Back to Search
Wireless SoC Design Engineer
Los Angeles, CAMarch 28th, 2026
**Role Number:** 200628738-1756**Summary**Come and join Apple's growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times, we encourage you to apply.**Description**In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. As a member of the team, you will work closely with SoC architects and IP developers to develop SoCs that meet the power, performance, and area goals for Apple devices, with a particular focus on low power metrics. You will engage in hardware/software/power partitioning discussions alongside software, firmware, and platform engineering teams. You will integrate industry standard and custom hardware IPs into SoCs. This is a highly visible role, where you will be at the center of the ASIC design efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.**Minimum Qualifications**+ BS with 10+ years relevant experience.+ Familiarity with the ASIC design flow.+ Knowledge of digital design, SoC architecture, and HDL languages like Verilog.**Preferred Qualifications**+ Shown experience writing micro-architecture specifications and converting them to design+ Exposure to design methodologies and industry standard EDA tools.+ Experience with AXI/AHB bus fabric and processor sub-systems.+ Understanding of UPF and low-power design & implementation techniques.+ Self-starter and willingness to learn.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 250 of 14,535 matching similar jobs
- ASIC/FPGA Design Engineer (SMES)
- PCB Design Technician ( Mineral Wells, TX ) Direct Hire Opportunity
- Senior or Principal Signal Power Integrity and Multiphysics Engineer, Texas Institute for Electronics
- Senior RTL Design Engineer
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- Senior PCB/ECAD Designer - Rigid/Flex Boards (DoD)
- VP, A&D PCB Sales & Strategic Growth
- Embedded Systems Engineer - AI Hardware PlatformSunnyvale, CAMarch 27th, 2026
- ASIC/FPGA Design Engineer (SMES)
- Test Automation Hardware Engineer
- Senior IC Design Engineer: IO, SI & PD Expert
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- Asic/Fpga Design Engineer
- Mixed Signal Design Engineer
- Mixed Signal Design Engineer
- Senior Analog & Mixed-Signal IC Design Engineer
- Principal Engineer Aesthetic Medical Device FPGA EE (Bothell, WA)
- Lead Systems Engineer
- Communication Systems Engineer
- R&D IC Systems Engineer
- Analog Layout Engineer
- FPGA Design/Verification Engineer
- Assistant Professor of Digital Systems Design and/or VLSI Design - Department of Electrical and Computer Engineering #26-28
- R&D Engineer Hardware
- IP Verification Engineer PCIe Focus
- CPU Core Design Verification Engineer
- MLA IP Design Verification Engineer, Annapurna Labs
- Hardware Validation Engineer, NPD Hardware
- Design for Test Engineer (Temporary Contract Staff Augmentation Role)
- Sr. Hardware Reliability Engineer, Infrastructure Reliability & Quality
- Technical Intern, Analog Power Design
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development
- Principal Mixed-Signal/Analog Design Engineer
- Senior Electrical Engineer, MIL-Standards/Design
- Senior Robotics Hardware Engineer
- Staff Reliability Engineer - Power Electronics
- GNSS Validation Engineer
- RFIC validation and Characterization Engineer
- Design Verification Engineer
- Senior Power Electronics Engineer